OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_c/] [jtag/] [test_rtl/] [jtag_ram_test/] [sw/] [README] - Diff between revs 38 and 48

Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 48
/**************************************************************************
/**************************************************************************
**      WARNING: THIS IS AN AUTO-GENERATED FILE. CHANGES TO IT ARE LIKELY TO BE
**      WARNING: THIS IS AN AUTO-GENERATED FILE. CHANGES TO IT ARE LIKELY TO BE
**      OVERWRITTEN AND LOST. Rename this file if you wish to do any modification.
**      OVERWRITTEN AND LOST. Rename this file if you wish to do any modification.
****************************************************************************/
****************************************************************************/
/**********************************************************************
/**********************************************************************
**      File: readme
**      File: readme
**
**
**      Copyright (C) 2014-2018  Alireza Monemi
**      Copyright (C) 2014-2018  Alireza Monemi
**
**
**      This file is part of ProNoC 1.7.0
**      This file is part of ProNoC 1.7.0
**
**
**      ProNoC ( stands for Prototype Network-on-chip)  is free software:
**      ProNoC ( stands for Prototype Network-on-chip)  is free software:
**      you can redistribute it and/or modify it under the terms of the GNU
**      you can redistribute it and/or modify it under the terms of the GNU
**      Lesser General Public License as published by the Free Software Foundation,
**      Lesser General Public License as published by the Free Software Foundation,
**      either version 2 of the License, or (at your option) any later version.
**      either version 2 of the License, or (at your option) any later version.
**
**
**      ProNoC is distributed in the hope that it will be useful, but WITHOUT
**      ProNoC is distributed in the hope that it will be useful, but WITHOUT
**      ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
**      ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
**      or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser General
**      or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser General
**      Public License for more details.
**      Public License for more details.
**
**
**      You should have received a copy of the GNU Lesser General Public
**      You should have received a copy of the GNU Lesser General Public
**      License along with ProNoC. If not, see .
**      License along with ProNoC. If not, see .
******************************************************************************/
******************************************************************************/
***********************
***********************
**      Program the memories
**      Program the memories
***********************
***********************
If the memory core and jtag_wb are connected to the same wishbone bus, you can program the memory using
If the memory core and jtag_wb are connected to the same wishbone bus, you can program the memory using
 
 
        sh program.sh
        bash program.sh
 
 
***************************
***************************
**      soc parameters
**      soc parameters
***************************
***************************
        parameter       CORE_ID=0,
        parameter       CORE_ID=0,
        parameter       SW_LOC="/home/alireza/mywork/mpsoc_work/SOC/ram_test/sw" ,
        parameter       SW_LOC="/home/alireza/mywork/mpsoc_work/SOC/ram_test/sw" ,
        parameter       ram_Dw=32 ,
        parameter       ram_Dw=32 ,
        parameter       ram_Aw=12
        parameter       ram_Aw=12
****************************
****************************
**      wishbone bus(es)  info
**      wishbone bus(es)  info
****************************
****************************
        #slave interfaces:
        #slave interfaces:
        #instance name,  interface name, connected to, base address, boundray address
        #instance name,  interface name, connected to, base address, boundray address
        ram, wb, bus, 0x00000000, 0x00003fff
        ram, wb, bus, 0x00000000, 0x00003fff
        #master interfaces:
        #master interfaces:
        #instance name,  interface name, connected to
        #instance name,  interface name, connected to
        programer, wbm, bus
        programer, wbm, bus
****************************
****************************
**      Jtag to wishbone interface (jtag_wb) info:
**      Jtag to wishbone interface (jtag_wb) info:
****************************
****************************
        #instance name, instance name,  VJTAG_INDEX
        #instance name, instance name,  VJTAG_INDEX
        programer,  bus, CORE_ID
        programer,  bus, CORE_ID
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.