OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_processor/] [mor1kx-3.1/] [sw/] [mor1kx/] [system.h] - Diff between revs 38 and 48

Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 48
 
 
 
 
//function from int.c
//function from int.c
        /* Initialize routine */
        /* Initialize routine */
        extern int int_init();
        extern int int_init();
 
 
 
 
        /* Add interrupt handler */
        /* Add interrupt handler */
        extern int int_add(unsigned long vect, void (* handler)(void *), void *arg);
        extern int int_add(unsigned long vect, void (* handler)(void *), void *arg);
 
 
        /* Add exception vector handler */
        /* Add exception vector handler */
        extern void add_handler(unsigned long vector, void (* handler) (void));
        extern void add_handler(unsigned long vector, void (* handler) (void));
 
 
 
 
        /* Disable interrupt */
        /* Disable interrupt */
        extern int int_disable(unsigned long );
        extern int int_disable(unsigned long );
 
 
        /* Enable interrupt */
        /* Enable interrupt */
        extern int int_enable(unsigned long );
        extern int int_enable(unsigned long );
 
 
        /* Main interrupt handler */
        /* Main interrupt handler */
        extern void int_main();
        extern void int_main();
 
 
        extern void int_clear_all_pending(void);
        extern void int_clear_all_pending(void);
 
 
 
 
 
 
 
 
 
 
//spr-defs
//spr-defs
 
 
void  mtspr(unsigned long, unsigned long );
void  mtspr(unsigned long, unsigned long );
 
 
/* For reading SPR. */
/* For reading SPR. */
unsigned long mfspr(unsigned long );
unsigned long mfspr(unsigned long );
 
 
 
 
/* Print out a character via simulator */
/* Print out a character via simulator */
void sim_putc(unsigned char );
void sim_putc(unsigned char );
 
 
 
 
/* print long */
/* print long */
void report(unsigned long );
void report(unsigned long );
 
 
 
 
/* Loops/exits simulation */
/* Loops/exits simulation */
void exit (int );
void exit (int );
 
 
 
 
/* Enable user interrupts */
/* Enable user interrupts */
void cpu_enable_user_interrupts(void);
void cpu_enable_user_interrupts(void);
 
 
 
 
 
 
/* Tick timer functions */
/* Tick timer functions */
/* Enable tick timer and interrupt generation */
/* Enable tick timer and interrupt generation */
void cpu_enable_timer(void);
void cpu_enable_timer(void);
 
 
 
 
/* Disable tick timer and interrupt generation */
/* Disable tick timer and interrupt generation */
void cpu_disable_timer(void);
void cpu_disable_timer(void);
 
 
 
 
/* Timer increment - called by interrupt routine */
/* Timer increment - called by interrupt routine */
void cpu_timer_tick(void);
void cpu_timer_tick(void);
 
 
 
 
/* Reset tick counter */
/* Reset tick counter */
void  cpu_reset_timer_ticks(void);
void  cpu_reset_timer_ticks(void);
 
 
/* Get tick counter */
/* Get tick counter */
unsigned long cpu_get_timer_ticks(void);
unsigned long cpu_get_timer_ticks(void);
 
 
 
 
/* Wait for 10ms, assumes CLK_HZ is 100, which it usually is.
/* Wait for 10ms, assumes CLK_HZ is 100, which it usually is.
   Will be slightly inaccurate!*/
   Will be slightly inaccurate!*/
void cpu_sleep_10ms(void);
void cpu_sleep_10ms(void);
 
 
 
 
 
void __main (void); //initial_global_data
 
 
 
/******************
 
*       General inttrupt functions for all CPUs added to ProNoC
 
*******************/
 
 
 
#define  general_int_init int_init
 
 
 
//#define  general_int_add   int_add
 
inline int general_int_add(unsigned long vect, void (* handler), void *arg){
 
        return  int_add(vect,  handler,arg);
 
}
 
 
 
#define  general_int_enable int_enable
 
 
 
#define  general_cpu_int_en     cpu_enable_user_interrupts
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.