OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [run/] [run] - Diff between revs 134 and 200

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 134 Rev 200
#!/bin/bash
#!/bin/bash
# Enable/Disable waveform dumping
# Enable/Disable waveform dumping
OMSP_NODUMP=0
OMSP_NODUMP=0
export OMSP_NODUMP
export OMSP_NODUMP
 
 
 
# Choose GCC toolchain prefix ('msp430' for MSPGCC / 'msp430-elf' for GCC RedHat/TI)
 
# Note: default to MSPGCC until GCC RedHat/TI is mature enough
 
if which msp430-gcc >/dev/null; then
 
    MSPGCC_PFX=msp430
 
else
 
    MSPGCC_PFX=msp430-elf
 
fi
 
#MSPGCC_PFX=msp430-elf
 
export MSPGCC_PFX
 
 
# Choose simulator:
# Choose simulator:
#                   - iverilog  : Icarus Verilog  (default)
#                   - iverilog  : Icarus Verilog  (default)
#                   - cver      : CVer
#                   - cver      : CVer
#                   - verilog   : Verilog-XL
#                   - verilog   : Verilog-XL
#                   - ncverilog : NC-Verilog
#                   - ncverilog : NC-Verilog
#                   - vcs       : VCS
#                   - vcs       : VCS
#                   - vsim      : Modelsim
#                   - vsim      : Modelsim
#                   - isim      : Xilinx simulator
#                   - isim      : Xilinx simulator
OMSP_SIMULATOR=iverilog
OMSP_SIMULATOR=iverilog
export OMSP_SIMULATOR
export OMSP_SIMULATOR
rm -rf cov_work
rm -rf cov_work
 
 
../bin/msp430sim sing-op_reti
../bin/msp430sim dbg_i2c_onoff
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.