OpenCores
URL https://opencores.org/ocsvn/pcie_ds_dma/pcie_ds_dma/trunk

Subversion Repositories pcie_ds_dma

[/] [pcie_ds_dma/] [trunk/] [projects/] [sp605_lx45t_wishbone/] [src/] [testbench/] [ahdl/] [run_ahdl.tcl] - Diff between revs 16 and 40

Only display areas with differences | Details | Blame | View Log

Rev 16 Rev 40
#
#
# AHDL regression script.
# AHDL regression script.
#
#
 
 
 
 
# ROOT/TC folders, etc:
# ROOT/TC folders, etc:
#
#
set ROOT   [pwd]
set ROOT   [pwd]
 
 
set FAIL_MSG "TEST finished with ERR"
set FAIL_MSG "TEST finished with ERR"
set PASS_MSG "TEST finished successfully"
set PASS_MSG "TEST finished successfully"
 
 
set glbl_log "src/testbench/log/global_tc_summary.log"
set glbl_log "src/testbench/log/global_tc_summary.log"
 
 
cd $dsn
cd $dsn
 
 
set    glbl_log_file [open $glbl_log w]
set    glbl_log_file [open $glbl_log w]
puts  $glbl_log_file "Global SP605_LX45T_WISHBONE TC log:"
puts  $glbl_log_file "Global SP605_LX45T_WISHBONE TC log:"
close $glbl_log_file
close $glbl_log_file
 
 
#
#
# Procedure:
# Procedure:
#
#
proc set_and_run {} {
proc set_and_run {} {
         set StdArithNoWarnings   1
         set StdArithNoWarnings   1
         set NumericStdNoWarnings 1
         set NumericStdNoWarnings 1
         set BreakOnAssertion     2
         set BreakOnAssertion     2
 
 
        run -all
        run -all
 
 
        quit -sim
        quit -sim
}
}
 
 
proc parse_log { filename tc_name } {
proc parse_log { filename tc_name } {
        set err_cnt 0
        set err_cnt 0
        set openfile [open $filename r]
        set openfile [open $filename r]
        set ret 0
        set ret 0
        while {[gets $openfile buffer] >= 0} {
        while {[gets $openfile buffer] >= 0} {
 
 
                set ret [string first $::PASS_MSG $buffer  1]
                set ret [string first $::PASS_MSG $buffer  1]
                #echo $ret
                #echo $ret
                if { $ret>0 } {
                if { $ret>0 } {
                        incr err_cnt
                        incr err_cnt
                }
                }
 
 
        }
        }
        if {$err_cnt>0} {return "$tc_name PASSED"} else {return "$tc_name FAILED"}
        if {$err_cnt>0} {return "$tc_name PASSED"} else {return "$tc_name FAILED"}
        close $openfile
        close $openfile
}
}
 
 
proc run_test { tc_name tc_id tc_time } {
proc run_test { tc_name tc_id tc_time } {
 set log_name  "src/testbench/log/console_"
 set log_name  "src/testbench/log/console_"
 set log_name $log_name$tc_name.log
 set log_name $log_name$tc_name.log
 
 
 #set log_test  "src\\testbench\\log\\file_"
 #set log_test  "src\\testbench\\log\\file_"
 #set log_test $log_test$tc_name.log               
 #set log_test $log_test$tc_name.log               
 
 
 
 
        transcript to $log_name
        transcript to $log_name
        asim -ieee_nowarn -O5 -g test_id=$tc_id +access +r +m+$tc_name stend_sp605_wishbone stend_sp605_wishbone
        asim -ieee_nowarn -O5 -g test_id=$tc_id +access +r +m+$tc_name stend_sp605_wishbone stend_sp605_wishbone
        #asim -ieee_nowarn -g test_id=$tc_id -g test_log=$log_test   +access +r +m+$tc_name stend_sp605_wishbone stend_sp605_wishbone
        #asim -ieee_nowarn -g test_id=$tc_id -g test_log=$log_test   +access +r +m+$tc_name stend_sp605_wishbone stend_sp605_wishbone
        run $tc_time
        run $tc_time
        endsim;
        endsim;
 
 
        set    glog_file [open $::glbl_log a]
        set    glog_file [open $::glbl_log a]
        puts  $glog_file [parse_log $log_name $tc_name ]
        puts  $glog_file [parse_log $log_name $tc_name ]
        close $glog_file
        close $glog_file
 
 
}
}
 
 
#
#
# Main BODY:
# Main BODY:
#
#
 
 
#
#
# 
# 
cd $dsn
cd $dsn
 
 
#
#
#
#
onerror {resume}
onerror {resume}
 
 
run_test "test_dsc_incorrect"  0  "300 us"
run_test "test_dsc_incorrect"  0  "400 us"
run_test "test_read_4kB"           1  "300 us"
run_test "test_read_4kB"           1  "400 us"
run_test "test_adm_read_8kb"   2  "350 us"
run_test "test_adm_read_8kb"   2  "450 us"
 
run_test "test_read_reg"           3  "300 us"
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.