OpenCores
URL https://opencores.org/ocsvn/rtf8088/rtf8088/trunk

Subversion Repositories rtf8088

[/] [rtf8088/] [trunk/] [rtl/] [verilog/] [CMPSB.v] - Diff between revs 2 and 7

Only display areas with differences | Details | Blame | View Log

Rev 2 Rev 7
//=============================================================================
//=============================================================================
//  CMPSB
//  CMPSB
//
//
//
//
//  2009-2012 Robert Finch
//  2009-2013 Robert Finch
//  Stratford
//  Stratford
//  robfinch<remove>@opencores.org
//  robfinch<remove>@finitron.ca
//
//
//
//
// This source file is free software: you can redistribute it and/or modify 
// This source file is free software: you can redistribute it and/or modify 
// it under the terms of the GNU Lesser General Public License as published 
// it under the terms of the GNU Lesser General Public License as published 
// by the Free Software Foundation, either version 3 of the License, or     
// by the Free Software Foundation, either version 3 of the License, or     
// (at your option) any later version.                                      
// (at your option) any later version.                                      
//                                                                          
//                                                                          
// This source file is distributed in the hope that it will be useful,      
// This source file is distributed in the hope that it will be useful,      
// but WITHOUT ANY WARRANTY; without even the implied warranty of           
// but WITHOUT ANY WARRANTY; without even the implied warranty of           
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            
// GNU General Public License for more details.                             
// GNU General Public License for more details.                             
//                                                                          
//                                                                          
// You should have received a copy of the GNU General Public License        
// You should have received a copy of the GNU General Public License        
// along with this program.  If not, see <http://www.gnu.org/licenses/>.    
// along with this program.  If not, see <http://www.gnu.org/licenses/>.    
//
//
//
//
//=============================================================================
//=============================================================================
//
//
CMPSB:
CMPSB:
`include "check_for_ints.v"
        begin
        else begin
                read(`CT_RDMEM,{seg_reg,`SEG_SHIFT} + si);
                cyc_type <= `CT_RDMEM;
 
                lock_o <= 1'b0;
                lock_o <= 1'b0;
                cyc_o <= 1'b1;
 
                stb_o <= 1'b1;
 
                we_o  <= 1'b0;
 
                adr_o <= {seg_reg,`SEG_SHIFT} + si;
 
                state <= CMPSB1;
                state <= CMPSB1;
        end
        end
CMPSB1:
CMPSB1:
        if (ack_i) begin
        if (ack_i) begin
 
                nack();
                state <= CMPSB2;
                state <= CMPSB2;
                `TERMINATE_CYCLE
 
                lock_o <= 1'b0;
                lock_o <= 1'b0;
                a[ 7:0] <= dat_i[7:0];
                a[ 7:0] <= dat_i[7:0];
                a[15:8] <= {8{dat_i[7]}};
                a[15:8] <= {8{dat_i[7]}};
        end
        end
CMPSB2:
CMPSB2:
        begin
        begin
                state <= CMPSB3;
                state <= CMPSB3;
                cyc_type <= `CT_RDMEM;
                read(`CT_RDMEM,esdi);
                lock_o <= 1'b0;
                lock_o <= 1'b0;
                cyc_o <= 1'b1;
 
                stb_o <= 1'b1;
 
                we_o  <= 1'b0;
 
                adr_o <= esdi;
 
        end
        end
CMPSB3:
CMPSB3:
        if (ack_i) begin
        if (ack_i) begin
 
                nack();
                state <= CMPSB4;
                state <= CMPSB4;
                `TERMINATE_CYCLE
 
                lock_o <= 1'b0;
                lock_o <= 1'b0;
                b[ 7:0] <= dat_i[7:0];
                b[ 7:0] <= dat_i[7:0];
                b[15:8] <= {8{dat_i[7]}};
                b[15:8] <= {8{dat_i[7]}};
        end
        end
CMPSB4:
CMPSB4:
        begin
        begin
                pf <= pres;
                pf <= pres;
                zf <= reszb;
                zf <= reszb;
                sf <= resnb;
                sf <= resnb;
                af <= carry   (1'b1,a[3],b[3],alu_o[3]);
                af <= carry   (1'b1,a[3],b[3],alu_o[3]);
                cf <= carry   (1'b1,a[7],b[7],alu_o[7]);
                cf <= carry   (1'b1,a[7],b[7],alu_o[7]);
                vf <= overflow(1'b1,a[7],b[7],alu_o[7]);
                vf <= overflow(1'b1,a[7],b[7],alu_o[7]);
                if (df) begin
                if (df) begin
                        si <= si_dec;
                        si <= si_dec;
                        di <= di_dec;
                        di <= di_dec;
                end
                end
                else begin
                else begin
                        si <= si_inc;
                        si <= si_inc;
                        di <= di_inc;
                        di <= di_inc;
                end
                end
                if ((repz & !cxz & zf) | (repnz & !cxz & !zf)) begin
                if ((repz & !cxz & zf) | (repnz & !cxz & !zf)) begin
                        cx <= cx_dec;
                        cx <= cx_dec;
                        state <= CMPSB;
                        ip <= ir_ip;
 
                        state <= IFETCH;
                end
                end
                else
                else
                        state <= IFETCH;
                        state <= IFETCH;
        end
        end
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.