URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 134 |
Rev 135 |
|
|
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
|
opencores.org
|
opencores.org
|
fpgas
|
fpgas
|
Nexys2_T6502
|
Nexys2_T6502
|
kim_2
|
kim_2
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
gen_verilog_syn
|
gen_verilog_syn
|
104.0
|
104.0
|
none
|
none
|
:*Synthesis:*
|
:*Synthesis:*
|
./tools/verilog/gen_verilog
|
tools/verilog/gen_verilog
|
|
|
|
|
local_parameters
|
local_parameters
|
|
|
|
|
destination
|
destination
|
top.T6502_kim_2.syn
|
top.T6502_kim_2.syn
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-syn
|
fs-syn
|
|
|
|
|
|
|
../verilog/syn/top.T6502_kim_2.syn
|
../verilog/syn/top.T6502_kim_2.syn
|
verilogSourcemodule
|
verilogSourcemodule
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Hierarchical
|
|
|
|
|
|
|
|
|
|
|
Hierarchical
|
|
|
|
|
|
spirit:library="fpgas"
|
|
spirit:name="Nexys2_T6502"
|
|
spirit:version="fpga.design"/>
|
|
|
|
|
|
|
|
Pad_Ring
|
|
|
|
|
|
|
Hierarchical
|
spirit:library="Nexys2"
|
Hierarchical
|
spirit:name="fpga"
|
|
spirit:version="padring"/>
|
|
|
|
|
|
|
|
|
|
|
|
|
Pad_Ring
|
|
|
|
|
|
|
|
ipxact:library="Nexys2"
|
|
ipxact:name="fpga"
|
|
ipxact:version="padring"/>
|
|
|
|
|
|
|
Chip
|
|
|
|
|
|
spirit:library="fpgas"
|
|
spirit:name="Nexys2_T6502"
|
|
spirit:version="chip"/>
|
|
|
|
|
|
|
|
|
|
ise
|
|
|
|
|
|
spirit:library="Testbench"
|
|
spirit:name="toolflow"
|
|
spirit:version="ise"/>
|
|
|
|
|
|
|
|
|
|
syn:*Synthesis:*
|
|
|
|
Verilog
|
|
|
Chip
|
fs-syn
|
|
|
|
|
ipxact:library="fpgas"
|
|
ipxact:name="Nexys2_T6502"
|
|
ipxact:version="chip"/>
|
|
|
|
|
|
|
|
|
|
ise
|
|
|
|
|
|
ipxact:library="Testbench"
|
|
ipxact:name="toolflow"
|
|
ipxact:version="ise"/>
|
|
|
|
|
|
|
|
|
|
syn:*Synthesis:*
|
|
|
|
Verilog
|
|
|
|
fs-syn
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.