URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 134 |
Rev 135 |
|
|
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
|
|
|
opencores.org
|
opencores.org
|
io
|
io
|
io_uart
|
io_uart
|
|
|
|
|
2
|
2
|
_
|
_
|
_
|
_
|
_
|
_
|
VARIANT
|
VARIANT
|
|
|
|
|
|
TestBenches
|
|
sim
|
|
testbenches
|
|
testbench
|
|
version
|
|
|
|
|
|
Fpgas
|
|
syn
|
|
ise
|
|
chip
|
|
variant
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/doc
|
/doc
|
|
|
|
|
|
|
|
|
|
|
|
|
default
|
default
|
def
|
def
|
def_lint
|
def_lint
|
|
|
PRESCALE5'b01100
|
PRESCALE5'b01100
|
PRE_SIZE5
|
PRE_SIZE5
|
DIV0
|
DIV0
|
|
|
|
|
|
|
|
|
|
|
rx
|
rx
|
rx
|
rx
|
rx_lint
|
rx_lint
|
|
|
PRESCALE5'b01100
|
PRESCALE5'b01100
|
PRE_SIZE5
|
PRE_SIZE5
|
DIV0
|
DIV0
|
RX_FIFO_SIZE3
|
RX_FIFO_SIZE3
|
RX_FIFO_WORDS8
|
RX_FIFO_WORDS8
|
|
|
|
|
|
|
|
|
|
|
|
|
tx
|
tx
|
tx
|
tx
|
tx_lint
|
tx_lint
|
|
|
PRESCALE5'b01100
|
PRESCALE5'b01100
|
PRE_SIZE5
|
PRE_SIZE5
|
DIV0
|
DIV0
|
TX_FIFO_SIZE3
|
TX_FIFO_SIZE3
|
TX_FIFO_WORDS8
|
TX_FIFO_WORDS8
|
|
|
|
|
|
|
|
|
|
|
|
|
rxtx
|
rxtx
|
rxtx
|
rxtx
|
rxtx_lint
|
rxtx_lint
|
|
|
PRESCALE5'b01100
|
PRESCALE5'b01100
|
PRE_SIZE5
|
PRE_SIZE5
|
DIV0
|
DIV0
|
RX_FIFO_SIZE3
|
RX_FIFO_SIZE3
|
RX_FIFO_WORDS8
|
RX_FIFO_WORDS8
|
TX_FIFO_SIZE3
|
TX_FIFO_SIZE3
|
TX_FIFO_WORDS8
|
TX_FIFO_WORDS8
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
io_uart/sim
|
io_uart/sim
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
io_uart_def_lint
|
io_uart_def_lint
|
def_lint
|
def_lint
|
|
|
rtl_check
|
rtl_check
|
|
|
|
|
|
|
|
|
|
|
io_uart
|
io_uart
|
io_uart_rx_lint
|
io_uart_rx_lint
|
rx_lint
|
rx_lint
|
|
|
rtl_check
|
rtl_check
|
|
|
|
|
|
|
|
|
|
|
io_uart
|
io_uart
|
io_uart_tx_lint
|
io_uart_tx_lint
|
tx_lint
|
tx_lint
|
|
|
rtl_check
|
rtl_check
|
|
|
|
|
|
|
|
|
|
|
io_uart
|
io_uart
|
io_uart_rxtx_lint
|
io_uart_rxtx_lint
|
rxtx_lint
|
rxtx_lint
|
|
|
rtl_check
|
rtl_check
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
default
|
default
|
io_uart_def_lint
|
io_uart_def_lint
|
|
|
|
|
|
|
|
|
|
|
rx_default
|
rx_default
|
io_uart_rx_lint
|
io_uart_rx_lint
|
|
|
|
|
|
|
|
|
tx_default
|
tx_default
|
io_uart_tx_lint
|
io_uart_tx_lint
|
|
|
|
|
|
|
|
|
|
|
rxtx_default
|
rxtx_default
|
io_uart_rxtx_lint
|
io_uart_rxtx_lint
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.