//+FHDR------------------------------------------------------------------------
|
//+FHDR------------------------------------------------------------------------
|
//Copyright (c) 2013 Latin Group American Integhrated Circuit, Inc. All rights reserved
|
//Copyright (c) 2013 Latin Group American Integhrated Circuit, Inc. All rights reserved
|
//GLADIC Open Source RTL
|
//GLADIC Open Source RTL
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
//FILE NAME :
|
//FILE NAME :
|
//DEPARTMENT : IC Design / Verification
|
//DEPARTMENT : IC Design / Verification
|
//AUTHOR : Felipe Fernandes da Costa
|
//AUTHOR : Felipe Fernandes da Costa
|
//AUTHOR’S EMAIL :
|
//AUTHOR’S EMAIL :
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
//RELEASE HISTORY
|
//RELEASE HISTORY
|
//VERSION DATE AUTHOR DESCRIPTION
|
//VERSION DATE AUTHOR DESCRIPTION
|
//1.0 YYYY-MM-DD name
|
//1.0 YYYY-MM-DD name
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
//KEYWORDS : General file searching keywords, leave blank if none.
|
//KEYWORDS : General file searching keywords, leave blank if none.
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
//PURPOSE : ECSS_E_ST_50_12C_31_july_2008
|
//PURPOSE : ECSS_E_ST_50_12C_31_july_2008
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
//PARAMETERS
|
//PARAMETERS
|
//PARAM NAME RANGE : DESCRIPTION : DEFAULT : UNITS
|
//PARAM NAME RANGE : DESCRIPTION : DEFAULT : UNITS
|
//e.g.DATA_WIDTH [32,16] : width of the data : 32:
|
//e.g.DATA_WIDTH [32,16] : width of the data : 32:
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
//REUSE ISSUES
|
//REUSE ISSUES
|
//Reset Strategy :
|
//Reset Strategy :
|
//Clock Domains :
|
//Clock Domains :
|
//Critical Timing :
|
//Critical Timing :
|
//Test Features :
|
//Test Features :
|
//Asynchronous I/F :
|
//Asynchronous I/F :
|
//Scan Methodology :
|
//Scan Methodology :
|
//Instantiations :
|
//Instantiations :
|
//Synthesizable (y/n) :
|
//Synthesizable (y/n) :
|
//Other :
|
//Other :
|
//-FHDR------------------------------------------------------------------------
|
//-FHDR------------------------------------------------------------------------
|
|
|
`timescale 1ns/1ns
|
`timescale 1ns/1ns
|
|
|
module RX_SPW (
|
module RX_SPW (
|
input rx_din,
|
input rx_din,
|
input rx_sin,
|
input rx_sin,
|
|
|
input rx_resetn,
|
input rx_resetn,
|
|
|
output reg rx_error,
|
output reg rx_error,
|
|
|
output reg rx_got_bit,
|
output reg rx_got_bit,
|
output reg rx_got_null,
|
output reg rx_got_null,
|
output reg rx_got_nchar,
|
output reg rx_got_nchar,
|
output reg rx_got_time_code,
|
output reg rx_got_time_code,
|
output reg rx_got_fct,
|
output reg rx_got_fct,
|
output reg rx_got_fct_fsm,
|
output reg rx_got_fct_fsm,
|
|
|
output reg [8:0] rx_data_flag,
|
output reg [8:0] rx_data_flag,
|
output reg rx_buffer_write,
|
output reg rx_buffer_write,
|
|
|
output [7:0] rx_time_out,
|
output [7:0] rx_time_out,
|
output reg rx_tick_out
|
output reg rx_tick_out
|
);
|
);
|
|
|
|
|
reg [5:0] counter_neg;
|
reg [5:0] counter_neg;
|
reg control_bit_found;
|
reg control_bit_found;
|
reg data_bit_found;
|
reg data_bit_found;
|
|
|
wire posedge_clk;
|
wire posedge_clk;
|
wire negedge_clk;
|
wire negedge_clk;
|
|
|
reg bit_c_0;//N
|
reg bit_c_0;//N
|
reg bit_c_1;//P
|
reg bit_c_1;//P
|
reg bit_c_2;//N
|
reg bit_c_2;//N
|
reg bit_c_3;//P
|
reg bit_c_3;//P
|
|
|
reg bit_d_0;//N
|
reg bit_d_0;//N
|
reg bit_d_1;//P
|
reg bit_d_1;//P
|
reg bit_d_2;//N
|
reg bit_d_2;//N
|
reg bit_d_3;//P
|
reg bit_d_3;//P
|
reg bit_d_4;//N
|
reg bit_d_4;//N
|
reg bit_d_5;//P
|
reg bit_d_5;//P
|
reg bit_d_6;//N
|
reg bit_d_6;//N
|
reg bit_d_7;//P
|
reg bit_d_7;//P
|
reg bit_d_8;//N
|
reg bit_d_8;//N
|
reg bit_d_9;//P
|
reg bit_d_9;//P
|
|
|
reg is_control;
|
reg is_control;
|
//reg is_data;
|
//reg is_data;
|
|
|
reg last_is_control;
|
reg last_is_control;
|
reg last_is_data;
|
reg last_is_data;
|
reg last_is_timec;
|
reg last_is_timec;
|
|
|
reg last_was_control;
|
reg last_was_control;
|
reg last_was_data;
|
reg last_was_data;
|
reg last_was_timec;
|
reg last_was_timec;
|
|
|
reg [3:0] control;
|
reg [3:0] control;
|
reg [3:0] control_r;
|
reg [3:0] control_r;
|
reg [3:0] control_p_r;
|
reg [3:0] control_p_r;
|
reg [9:0] data;
|
reg [9:0] data;
|
reg [9:0] timecode;
|
reg [9:0] timecode;
|
|
|
reg [3:0] control_l_r;
|
reg [3:0] control_l_r;
|
reg [9:0] data_l_r;
|
reg [9:0] data_l_r;
|
|
|
reg [9:0] dta_timec;
|
reg [9:0] dta_timec;
|
reg [9:0] dta_timec_p;
|
reg [9:0] dta_timec_p;
|
|
|
reg rx_data_take;
|
reg rx_data_take;
|
reg rx_data_take_0;
|
reg rx_data_take_0;
|
|
|
reg ready_control;
|
reg ready_control;
|
reg ready_data;
|
reg ready_data;
|
|
|
reg ready_control_p;
|
reg ready_control_p;
|
reg ready_data_p;
|
reg ready_data_p;
|
|
|
reg ready_control_p_r;
|
reg ready_control_p_r;
|
reg ready_data_p_r;
|
reg ready_data_p_r;
|
|
|
reg posedge_p;
|
reg posedge_p;
|
|
|
//CLOCK RECOVERY
|
//CLOCK RECOVERY
|
assign posedge_clk = posedge_p;
|
assign posedge_clk = posedge_p;
|
assign negedge_clk = !posedge_p;
|
assign negedge_clk = !posedge_p;
|
|
|
assign rx_time_out = timecode[7:0];
|
assign rx_time_out = timecode[7:0];
|
|
|
always@(*)
|
always@(*)
|
begin
|
begin
|
|
|
rx_got_bit = 1'b0;
|
rx_got_bit = 1'b0;
|
|
|
if(rx_din | rx_sin)
|
if(rx_din | rx_sin)
|
begin
|
begin
|
rx_got_bit = 1'b1;
|
rx_got_bit = 1'b1;
|
end
|
end
|
end
|
end
|
|
|
always@(*)
|
always@(*)
|
begin
|
begin
|
ready_control = 1'b0;
|
ready_control = 1'b0;
|
ready_data = 1'b0;
|
ready_data = 1'b0;
|
|
|
if(counter_neg[5:0] == 6'd4 && !posedge_p)
|
if(counter_neg[5:0] == 6'd4 && !posedge_p)
|
begin
|
begin
|
ready_control = 1'b1;
|
ready_control = 1'b1;
|
end
|
end
|
else if(counter_neg[5:0] == 6'd32 && !posedge_p)
|
else if(counter_neg[5:0] == 6'd32 && !posedge_p)
|
begin
|
begin
|
ready_data = 1'b1;
|
ready_data = 1'b1;
|
end
|
end
|
end
|
end
|
|
|
|
|
always@(*)
|
always@(*)
|
begin
|
begin
|
ready_control_p = 1'b0;
|
ready_control_p = 1'b0;
|
ready_data_p = 1'b0;
|
ready_data_p = 1'b0;
|
|
|
if(counter_neg[5:0] == 6'd4 && posedge_p)
|
if(counter_neg[5:0] == 6'd4 && posedge_p)
|
begin
|
begin
|
ready_control_p = 1'b1;
|
ready_control_p = 1'b1;
|
end
|
end
|
else if(counter_neg[5:0] == 6'd32 && posedge_p)
|
else if(counter_neg[5:0] == 6'd32 && posedge_p)
|
begin
|
begin
|
ready_data_p = 1'b1;
|
ready_data_p = 1'b1;
|
end
|
end
|
end
|
end
|
|
|
always@(*)
|
always@(*)
|
begin
|
begin
|
posedge_p = 1'b0;
|
posedge_p = 1'b0;
|
|
|
if((rx_din ^ rx_sin) == 1'b1)
|
if(rx_din ^ rx_sin)
|
begin
|
begin
|
posedge_p = 1'b1;
|
posedge_p = 1'b1;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
posedge_p = 1'b0;
|
posedge_p = 1'b0;
|
end
|
end
|
end
|
end
|
|
|
always@(posedge posedge_clk or negedge rx_resetn)
|
always@(posedge posedge_clk or negedge rx_resetn)
|
begin
|
begin
|
|
|
if(!rx_resetn)
|
if(!rx_resetn)
|
begin
|
begin
|
bit_d_1 <= 1'b0;
|
bit_d_1 <= 1'b0;
|
bit_d_3 <= 1'b0;
|
bit_d_3 <= 1'b0;
|
bit_d_5 <= 1'b0;
|
bit_d_5 <= 1'b0;
|
bit_d_7 <= 1'b0;
|
bit_d_7 <= 1'b0;
|
bit_d_9 <= 1'b0;
|
bit_d_9 <= 1'b0;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
bit_d_1 <= rx_din;
|
bit_d_1 <= rx_din;
|
bit_d_3 <= bit_d_1;
|
bit_d_3 <= bit_d_1;
|
bit_d_5 <= bit_d_3;
|
bit_d_5 <= bit_d_3;
|
bit_d_7 <= bit_d_5;
|
bit_d_7 <= bit_d_5;
|
bit_d_9 <= bit_d_7;
|
bit_d_9 <= bit_d_7;
|
end
|
end
|
|
|
end
|
end
|
|
|
always@(posedge negedge_clk or negedge rx_resetn)
|
always@(posedge negedge_clk or negedge rx_resetn)
|
begin
|
begin
|
|
|
if(!rx_resetn)
|
if(!rx_resetn)
|
begin
|
begin
|
bit_d_0 <= 1'b0;
|
bit_d_0 <= 1'b0;
|
bit_d_2 <= 1'b0;
|
bit_d_2 <= 1'b0;
|
bit_d_4 <= 1'b0;
|
bit_d_4 <= 1'b0;
|
bit_d_6 <= 1'b0;
|
bit_d_6 <= 1'b0;
|
bit_d_8 <= 1'b0;
|
bit_d_8 <= 1'b0;
|
|
|
end
|
end
|
else
|
else
|
begin
|
begin
|
bit_d_0 <= rx_din;
|
bit_d_0 <= rx_din;
|
bit_d_2 <= bit_d_0;
|
bit_d_2 <= bit_d_0;
|
bit_d_4 <= bit_d_2;
|
bit_d_4 <= bit_d_2;
|
bit_d_6 <= bit_d_4;
|
bit_d_6 <= bit_d_4;
|
bit_d_8 <= bit_d_6;
|
bit_d_8 <= bit_d_6;
|
end
|
end
|
end
|
end
|
|
|
always@(posedge posedge_clk or negedge rx_resetn)
|
always@(posedge posedge_clk or negedge rx_resetn)
|
begin
|
begin
|
|
|
if(!rx_resetn)
|
if(!rx_resetn)
|
begin
|
begin
|
bit_c_1 <= 1'b0;
|
bit_c_1 <= 1'b0;
|
bit_c_3 <= 1'b0;
|
bit_c_3 <= 1'b0;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
bit_c_1 <= rx_din;
|
bit_c_1 <= rx_din;
|
bit_c_3 <= bit_c_1;
|
bit_c_3 <= bit_c_1;
|
end
|
end
|
|
|
end
|
end
|
|
|
always@(posedge negedge_clk or negedge rx_resetn)
|
always@(posedge negedge_clk or negedge rx_resetn)
|
begin
|
begin
|
|
|
if(!rx_resetn)
|
if(!rx_resetn)
|
begin
|
begin
|
bit_c_0 <= 1'b0;
|
bit_c_0 <= 1'b0;
|
bit_c_2 <= 1'b0;
|
bit_c_2 <= 1'b0;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
bit_c_0 <= rx_din;
|
bit_c_0 <= rx_din;
|
bit_c_2 <= bit_c_0;
|
bit_c_2 <= bit_c_0;
|
end
|
end
|
end
|
end
|
|
|
always@(posedge negedge_clk or negedge rx_resetn)
|
always@(posedge negedge_clk or negedge rx_resetn)
|
begin
|
begin
|
|
|
if(!rx_resetn)
|
if(!rx_resetn)
|
begin
|
begin
|
rx_got_fct <= 1'b0;
|
rx_got_fct <= 1'b0;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
if(control_l_r[2:0] != 3'd7 && control[2:0] == 3'd4 && (ready_control_p_r))
|
if(control_l_r[2:0] != 3'd7 && control[2:0] == 3'd4 && (ready_control_p_r))
|
begin
|
begin
|
rx_got_fct <= 1'b1;
|
rx_got_fct <= 1'b1;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
rx_got_fct <= 1'b0;
|
rx_got_fct <= 1'b0;
|
end
|
end
|
end
|
end
|
end
|
end
|
|
|
always@(posedge negedge_clk or negedge rx_resetn)
|
always@(posedge negedge_clk or negedge rx_resetn)
|
begin
|
begin
|
|
|
|
|
if(!rx_resetn)
|
if(!rx_resetn)
|
begin
|
begin
|
rx_error <= 1'b0;
|
rx_error <= 1'b0;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
if(last_is_control == 1'b1)
|
if(last_is_control == 1'b1)
|
begin
|
begin
|
if(last_was_control == 1'b1)
|
if(last_was_control == 1'b1)
|
begin
|
begin
|
if(!(control[2]^control_l_r[0]^control_l_r[1]) != control[3])
|
if(!(control[2]^control_l_r[0]^control_l_r[1]) != control[3])
|
begin
|
begin
|
rx_error <= 1'b1;
|
rx_error <= 1'b1;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
rx_error <= 1'b0;
|
rx_error <= 1'b0;
|
end
|
end
|
end
|
end
|
else if(last_was_timec == 1'b1)
|
else if(last_was_timec == 1'b1)
|
begin
|
begin
|
if(!(control[2]^timecode[0]^timecode[1]^timecode[2]^timecode[3]^timecode[4]^timecode[5]^timecode[6]^timecode[7]) != control[3])
|
if(!(control[2]^timecode[0]^timecode[1]^timecode[2]^timecode[3]^timecode[4]^timecode[5]^timecode[6]^timecode[7]) != control[3])
|
begin
|
begin
|
rx_error <= 1'b1;
|
rx_error <= 1'b1;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
rx_error <= 1'b0;
|
rx_error <= 1'b0;
|
end
|
end
|
end
|
end
|
else if(last_was_data == 1'b1)
|
else if(last_was_data == 1'b1)
|
begin
|
begin
|
if(!(control[2]^data[0]^data[1]^data[2]^data[3]^data[4]^data[5]^data[6]^data[7]) != control[3])
|
if(!(control[2]^data[0]^data[1]^data[2]^data[3]^data[4]^data[5]^data[6]^data[7]) != control[3])
|
begin
|
begin
|
rx_error <= 1'b1;
|
rx_error <= 1'b1;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
rx_error <= 1'b0;
|
rx_error <= 1'b0;
|
end
|
end
|
end
|
end
|
|
|
end
|
end
|
else if(last_is_data == 1'b1)
|
else if(last_is_data == 1'b1)
|
begin
|
begin
|
if(last_was_control == 1'b1)
|
if(last_was_control == 1'b1)
|
begin
|
begin
|
if(!(data[8]^control[1]^control[0]) != data[9])
|
if(!(data[8]^control[1]^control[0]) != data[9])
|
begin
|
begin
|
rx_error <= 1'b1;
|
rx_error <= 1'b1;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
rx_error <= 1'b0;
|
rx_error <= 1'b0;
|
end
|
end
|
end
|
end
|
else if(last_was_timec == 1'b1)
|
else if(last_was_timec == 1'b1)
|
begin
|
begin
|
if(!(data[8]^timecode[0]^timecode[1]^timecode[2]^timecode[3]^timecode[4]^timecode[5]^timecode[6]^timecode[7]) != data[9])
|
if(!(data[8]^timecode[0]^timecode[1]^timecode[2]^timecode[3]^timecode[4]^timecode[5]^timecode[6]^timecode[7]) != data[9])
|
begin
|
begin
|
rx_error <= 1'b1;
|
rx_error <= 1'b1;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
rx_error <= 1'b0;
|
rx_error <= 1'b0;
|
end
|
end
|
end
|
end
|
else if(last_was_data == 1'b1)
|
else if(last_was_data == 1'b1)
|
begin
|
begin
|
if(!(data[8]^data[0]^data_l_r[1]^data_l_r[2]^data_l_r[3]^data_l_r[4]^data_l_r[5]^data_l_r[6]^data_l_r[7]) != data[9])
|
if(!(data[8]^data[0]^data_l_r[1]^data_l_r[2]^data_l_r[3]^data_l_r[4]^data_l_r[5]^data_l_r[6]^data_l_r[7]) != data[9])
|
begin
|
begin
|
rx_error <= 1'b1;
|
rx_error <= 1'b1;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
rx_error <= 1'b0;
|
rx_error <= 1'b0;
|
end
|
end
|
end
|
end
|
end
|
end
|
|
|
end
|
end
|
end
|
end
|
|
|
always@(posedge negedge_clk or negedge rx_resetn)
|
always@(posedge negedge_clk or negedge rx_resetn)
|
begin
|
begin
|
|
|
if(!rx_resetn)
|
if(!rx_resetn)
|
begin
|
begin
|
rx_got_null <= 1'b0;
|
rx_got_null <= 1'b0;
|
rx_got_nchar <= 1'b0;
|
rx_got_nchar <= 1'b0;
|
rx_got_time_code <= 1'b0;
|
rx_got_time_code <= 1'b0;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
if(last_is_data == 1'b1 )
|
if(last_is_data == 1'b1 )
|
begin
|
begin
|
rx_got_nchar <= 1'b1;
|
rx_got_nchar <= 1'b1;
|
end
|
end
|
else if(last_is_timec == 1'b1)
|
else if(last_is_timec == 1'b1)
|
begin
|
begin
|
rx_got_time_code <= 1'b1;
|
rx_got_time_code <= 1'b1;
|
end
|
end
|
else if(last_is_control == 1'b1)
|
else if(last_is_control == 1'b1)
|
begin
|
begin
|
rx_got_null <= 1'b1;
|
rx_got_null <= 1'b1;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
rx_got_null <= 1'b0;
|
rx_got_null <= 1'b0;
|
rx_got_nchar <= 1'b0;
|
rx_got_nchar <= 1'b0;
|
rx_got_time_code <= 1'b0;
|
rx_got_time_code <= 1'b0;
|
end
|
end
|
end
|
end
|
end
|
end
|
|
|
always@(posedge negedge_clk or negedge rx_resetn)
|
always@(posedge negedge_clk or negedge rx_resetn)
|
begin
|
begin
|
if(!rx_resetn)
|
if(!rx_resetn)
|
begin
|
begin
|
rx_got_fct_fsm <= 1'b0;
|
rx_got_fct_fsm <= 1'b0;
|
rx_buffer_write <= 1'b0;
|
rx_buffer_write <= 1'b0;
|
rx_data_take_0 <= 1'b0;
|
rx_data_take_0 <= 1'b0;
|
ready_control_p_r <= 1'b0;
|
ready_control_p_r <= 1'b0;
|
ready_data_p_r <= 1'b0;
|
ready_data_p_r <= 1'b0;
|
|
|
end
|
end
|
else
|
else
|
begin
|
begin
|
rx_data_take_0 <= rx_data_take;
|
rx_data_take_0 <= rx_data_take;
|
rx_buffer_write <= rx_data_take_0;
|
rx_buffer_write <= rx_data_take_0;
|
|
|
|
|
if(ready_control || ready_control_p)
|
if(ready_control || ready_control_p)
|
begin
|
begin
|
if(is_control)
|
if(is_control)
|
ready_control_p_r <= 1'b1;
|
ready_control_p_r <= 1'b1;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
ready_control_p_r <= 1'b0;
|
ready_control_p_r <= 1'b0;
|
end
|
end
|
|
|
if(ready_data || ready_data_p)
|
if(ready_data || ready_data_p)
|
begin
|
begin
|
if(!is_control)
|
if(!is_control)
|
ready_data_p_r <= 1'b1;
|
ready_data_p_r <= 1'b1;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
ready_data_p_r <= 1'b0;
|
ready_data_p_r <= 1'b0;
|
end
|
end
|
|
|
if((control_l_r[2:0] != 3'd7 && control[2:0] == 3'd4 && last_is_control == 1'b1 ) == 1'b1)
|
if((control_l_r[2:0] != 3'd7 && control[2:0] == 3'd4 && last_is_control == 1'b1 ) == 1'b1)
|
rx_got_fct_fsm <= 1'b1;
|
rx_got_fct_fsm <= 1'b1;
|
else
|
else
|
rx_got_fct_fsm <= rx_got_fct_fsm;
|
rx_got_fct_fsm <= rx_got_fct_fsm;
|
end
|
end
|
end
|
end
|
|
|
always@(posedge ready_control or negedge rx_resetn )
|
always@(posedge ready_control or negedge rx_resetn )
|
begin
|
begin
|
if(!rx_resetn)
|
if(!rx_resetn)
|
begin
|
begin
|
control_r <= 4'd0;
|
control_r <= 4'd0;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
//if(is_control)
|
//if(is_control)
|
control_r <= {bit_c_3,bit_c_2,bit_c_1,bit_c_0};
|
control_r <= {bit_c_3,bit_c_2,bit_c_1,bit_c_0};
|
end
|
end
|
end
|
end
|
|
|
always@(posedge ready_control_p or negedge rx_resetn )
|
always@(posedge ready_control_p or negedge rx_resetn )
|
begin
|
begin
|
if(!rx_resetn)
|
if(!rx_resetn)
|
begin
|
begin
|
control_p_r <= 4'd0;
|
control_p_r <= 4'd0;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
//if(is_control)
|
//if(is_control)
|
control_p_r <= control_r;
|
control_p_r <= control_r;
|
end
|
end
|
end
|
end
|
|
|
|
|
|
|
always@(posedge ready_data or negedge rx_resetn )
|
always@(posedge ready_data or negedge rx_resetn )
|
begin
|
begin
|
if(!rx_resetn)
|
if(!rx_resetn)
|
begin
|
begin
|
dta_timec <= 10'd0;
|
dta_timec <= 10'd0;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
//if(!is_control)
|
//if(!is_control)
|
dta_timec <= {bit_d_9,bit_d_8,bit_d_0,bit_d_1,bit_d_2,bit_d_3,bit_d_4,bit_d_5,bit_d_6,bit_d_7};
|
dta_timec <= {bit_d_9,bit_d_8,bit_d_0,bit_d_1,bit_d_2,bit_d_3,bit_d_4,bit_d_5,bit_d_6,bit_d_7};
|
end
|
end
|
end
|
end
|
|
|
|
|
always@(posedge ready_data_p or negedge rx_resetn )
|
always@(posedge ready_data_p or negedge rx_resetn )
|
begin
|
begin
|
if(!rx_resetn)
|
if(!rx_resetn)
|
begin
|
begin
|
dta_timec_p <= 10'd0;
|
dta_timec_p <= 10'd0;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
//if(!is_control)
|
//if(!is_control)
|
dta_timec_p <= dta_timec;
|
dta_timec_p <= dta_timec;
|
end
|
end
|
end
|
end
|
|
|
always@(posedge negedge_clk or negedge rx_resetn)
|
always@(posedge negedge_clk or negedge rx_resetn)
|
begin
|
begin
|
|
|
if(!rx_resetn)
|
if(!rx_resetn)
|
begin
|
begin
|
is_control <= 1'b0;
|
is_control <= 1'b0;
|
control_bit_found <= 1'b0;
|
control_bit_found <= 1'b0;
|
counter_neg[5:0] <= 6'd1;
|
counter_neg[5:0] <= 6'd1;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
|
|
control_bit_found <= rx_din;
|
control_bit_found <= rx_din;
|
|
|
case(counter_neg)
|
case(counter_neg)
|
6'd1:
|
6'd1:
|
begin
|
begin
|
counter_neg[5:0] <= 6'd2;
|
counter_neg[5:0] <= 6'd2;
|
end
|
end
|
6'd2:
|
6'd2:
|
begin
|
begin
|
if(control_bit_found == 1'b1)
|
if(control_bit_found == 1'b1)
|
begin
|
begin
|
is_control <= 1'b1;
|
is_control <= 1'b1;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
is_control <= 1'b0;
|
is_control <= 1'b0;
|
end
|
end
|
|
|
counter_neg[5:0] <= 6'd4;
|
counter_neg[5:0] <= 6'd4;
|
end
|
end
|
6'd4:
|
6'd4:
|
begin
|
begin
|
if(is_control == 1'b1)
|
if(is_control == 1'b1)
|
begin
|
begin
|
counter_neg[5:0] <= 6'd2;
|
counter_neg[5:0] <= 6'd2;
|
is_control <= 1'b0;
|
is_control <= 1'b0;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
counter_neg[5:0] <= 6'd8;
|
counter_neg[5:0] <= 6'd8;
|
end
|
end
|
end
|
end
|
6'd8:
|
6'd8:
|
begin
|
begin
|
counter_neg[5:0] <= 6'd16;
|
counter_neg[5:0] <= 6'd16;
|
end
|
end
|
6'd16:
|
6'd16:
|
begin
|
begin
|
counter_neg[5:0] <= 6'd32;
|
counter_neg[5:0] <= 6'd32;
|
end
|
end
|
6'd32:
|
6'd32:
|
begin
|
begin
|
is_control <= 1'b0;
|
is_control <= 1'b0;
|
counter_neg[5:0] <= 6'd2;
|
counter_neg[5:0] <= 6'd2;
|
end
|
end
|
default:
|
default:
|
begin
|
begin
|
is_control <= is_control;
|
is_control <= is_control;
|
counter_neg[5:0] <= counter_neg[5:0];
|
counter_neg[5:0] <= counter_neg[5:0];
|
end
|
end
|
endcase
|
endcase
|
|
|
end
|
end
|
end
|
end
|
|
|
always@(posedge posedge_clk or negedge rx_resetn )
|
always@(posedge posedge_clk or negedge rx_resetn )
|
begin
|
begin
|
|
|
if(!rx_resetn)
|
if(!rx_resetn)
|
begin
|
begin
|
|
|
control_l_r <= 4'd0;
|
control_l_r <= 4'd0;
|
control <= 4'd0;
|
control <= 4'd0;
|
data <= 10'd0;
|
data <= 10'd0;
|
data_l_r <= 10'd0;
|
data_l_r <= 10'd0;
|
rx_data_flag <= 9'd0;
|
rx_data_flag <= 9'd0;
|
rx_data_take <= 1'b0;
|
rx_data_take <= 1'b0;
|
|
|
|
|
timecode <= 10'd0;
|
timecode <= 10'd0;
|
rx_tick_out <= 1'b0;
|
rx_tick_out <= 1'b0;
|
|
|
last_is_control <= 1'b0;
|
last_is_control <= 1'b0;
|
last_is_data <= 1'b0;
|
last_is_data <= 1'b0;
|
last_is_timec <= 1'b0;
|
last_is_timec <= 1'b0;
|
|
|
last_was_control <= 1'b0;
|
last_was_control <= 1'b0;
|
last_was_data <= 1'b0;
|
last_was_data <= 1'b0;
|
last_was_timec <= 1'b0;
|
last_was_timec <= 1'b0;
|
|
|
end
|
end
|
else
|
else
|
begin
|
begin
|
|
|
if(ready_control_p_r)
|
if(ready_control_p_r)
|
begin
|
begin
|
control <= control_p_r;
|
control <= control_p_r;
|
control_l_r <= control;
|
control_l_r <= control;
|
|
|
last_is_control <= 1'b1;
|
last_is_control <= 1'b1;
|
last_is_data <= 1'b0;
|
last_is_data <= 1'b0;
|
last_is_timec <= 1'b0;
|
last_is_timec <= 1'b0;
|
last_was_control <= last_is_control;
|
last_was_control <= last_is_control;
|
last_was_data <= last_is_data ;
|
last_was_data <= last_is_data ;
|
last_was_timec <= last_is_timec;
|
last_was_timec <= last_is_timec;
|
end
|
end
|
else if(ready_data_p_r)
|
else if(ready_data_p_r)
|
begin
|
begin
|
|
|
if(control[2:0] != 3'd7)
|
if(control[2:0] != 3'd7)
|
begin
|
begin
|
rx_data_flag <= {dta_timec_p[8],dta_timec_p[7],dta_timec_p[6],dta_timec_p[5],dta_timec_p[4],dta_timec_p[3],dta_timec_p[2],dta_timec_p[1],dta_timec_p[0]};
|
rx_data_flag <= {dta_timec_p[8],dta_timec_p[7],dta_timec_p[6],dta_timec_p[5],dta_timec_p[4],dta_timec_p[3],dta_timec_p[2],dta_timec_p[1],dta_timec_p[0]};
|
data <= dta_timec_p;
|
data <= {dta_timec_p[9],dta_timec_p[8],dta_timec_p[7],dta_timec_p[6],dta_timec_p[5],dta_timec_p[4],dta_timec_p[3],dta_timec_p[2],dta_timec_p[1],dta_timec_p[0]};
|
data_l_r <= data;
|
data_l_r <= data;
|
last_is_control <=1'b0;
|
last_is_control <=1'b0;
|
last_is_data <=1'b1;
|
last_is_data <=1'b1;
|
last_is_timec <=1'b0;
|
last_is_timec <=1'b0;
|
last_was_control <= last_is_control;
|
last_was_control <= last_is_control;
|
last_was_data <= last_is_data ;
|
last_was_data <= last_is_data ;
|
last_was_timec <= last_is_timec;
|
last_was_timec <= last_is_timec;
|
end
|
end
|
else if(control[2:0] == 3'd7)
|
else if(control[2:0] == 3'd7)
|
begin
|
begin
|
timecode <= dta_timec;
|
timecode <= dta_timec;
|
last_is_control <= 1'b0;
|
last_is_control <= 1'b0;
|
last_is_data <= 1'b0;
|
last_is_data <= 1'b0;
|
last_is_timec <= 1'b1;
|
last_is_timec <= 1'b1;
|
last_was_control <= last_is_control;
|
last_was_control <= last_is_control;
|
last_was_data <= last_is_data ;
|
last_was_data <= last_is_data ;
|
last_was_timec <= last_is_timec;
|
last_was_timec <= last_is_timec;
|
end
|
end
|
end
|
end
|
else if(last_is_timec == 1'b1)
|
else if(last_is_timec == 1'b1)
|
begin
|
begin
|
rx_data_take <= 1'b0;
|
rx_data_take <= 1'b0;
|
rx_tick_out <= 1'b1;
|
rx_tick_out <= 1'b1;
|
end
|
end
|
else if(last_is_data == 1'b1)
|
else if(last_is_data == 1'b1)
|
begin
|
begin
|
|
|
rx_tick_out <= 1'b0;
|
rx_tick_out <= 1'b0;
|
rx_data_take <= 1'b1;
|
rx_data_take <= 1'b1;
|
end
|
end
|
else if(last_is_control == 1'b1)
|
else if(last_is_control == 1'b1)
|
begin
|
begin
|
|
|
if(control[2:0] == 3'd6)
|
if(control[2:0] == 3'd6)
|
begin
|
begin
|
rx_data_flag <= 9'd257;
|
rx_data_flag <= 9'd257;
|
rx_data_take <= 1'b1;
|
rx_data_take <= 1'b1;
|
end
|
end
|
else if(control[2:0] == 3'd5)
|
else if(control[2:0] == 3'd5)
|
begin
|
begin
|
rx_data_flag <= 9'd256;
|
rx_data_flag <= 9'd256;
|
rx_data_take <= 1'b1;
|
rx_data_take <= 1'b1;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
rx_data_take <= 1'b0;
|
rx_data_take <= 1'b0;
|
end
|
end
|
|
|
rx_tick_out <= 1'b0;
|
rx_tick_out <= 1'b0;
|
end
|
end
|
end
|
end
|
end
|
end
|
|
|
endmodule
|
endmodule
|
|
|
