/*!
|
/*!
|
ZTEX Firmware Kit for EZ-USB FX2 Microcontrollers
|
ZTEX Firmware Kit for EZ-USB FX2 Microcontrollers
|
Copyright (C) 2009-2011 ZTEX GmbH.
|
Copyright (C) 2009-2014 ZTEX GmbH.
|
http://www.ztex.de
|
http://www.ztex.de
|
|
|
This program is free software; you can redistribute it and/or modify
|
This program is free software; you can redistribute it and/or modify
|
it under the terms of the GNU General Public License version 3 as
|
it under the terms of the GNU General Public License version 3 as
|
published by the Free Software Foundation.
|
published by the Free Software Foundation.
|
|
|
This program is distributed in the hope that it will be useful, but
|
This program is distributed in the hope that it will be useful, but
|
WITHOUT ANY WARRANTY; without even the implied warranty of
|
WITHOUT ANY WARRANTY; without even the implied warranty of
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
General Public License for more details.
|
General Public License for more details.
|
|
|
You should have received a copy of the GNU General Public License
|
You should have received a copy of the GNU General Public License
|
along with this program; if not, see http://www.gnu.org/licenses/.
|
along with this program; if not, see http://www.gnu.org/licenses/.
|
!*/
|
!*/
|
|
|
/*
|
/*
|
Interrupt routines
|
Interrupt routines
|
*/
|
*/
|
|
|
#ifndef[ZTEX_ISR_H]
|
#ifndef[ZTEX_ISR_H]
|
#define[ZTEX_ISR_H]
|
#define[ZTEX_ISR_H]
|
|
|
__xdata BYTE ep0_prev_setup_request = 0xff;
|
__xdata BYTE ep0_prev_setup_request = 0xff;
|
__xdata BYTE ep0_vendor_cmd_setup = 0;
|
__xdata BYTE ep0_vendor_cmd_setup = 0;
|
|
|
__xdata WORD ISOFRAME_COUNTER[4] = {0, 0, 0, 0}; // counters for iso frames automatically reset by sync frame request
|
__xdata WORD ISOFRAME_COUNTER[4] = {0, 0, 0, 0}; // counters for iso frames automatically reset by sync frame request
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** toggleData ****************************************************
|
***** toggleData ****************************************************
|
********************************************************************* */
|
********************************************************************* */
|
static void resetToggleData () {
|
static void resetToggleData () {
|
#define[RESET_TOGGLE_DATA_EP(][);][
|
#define[RESET_TOGGLE_DATA_EP(][);][
|
#ifeq[EP$0_DIR][OUT]
|
#ifeq[EP$0_DIR][OUT]
|
TOGCTL = $0; // EP$0 out
|
TOGCTL = $0; // EP$0 out
|
TOGCTL = $0 | bmBIT5;
|
TOGCTL = $0 | bmBIT5;
|
#endif
|
#endif
|
#ifeq[EP$0_DIR][IN]
|
#ifeq[EP$0_DIR][IN]
|
TOGCTL = bmBIT4 | $0; // EP$0 in
|
TOGCTL = bmBIT4 | $0; // EP$0 in
|
TOGCTL = bmBIT4 | $0 | bmBIT5;
|
TOGCTL = bmBIT4 | $0 | bmBIT5;
|
#endif]
|
#endif]
|
|
|
TOGCTL = 0; // EP0 out
|
TOGCTL = 0; // EP0 out
|
TOGCTL = 0 | bmBIT5;
|
TOGCTL = 0 | bmBIT5;
|
TOGCTL = 0x10; // EP0 in
|
TOGCTL = 0x10; // EP0 in
|
TOGCTL = 0x10 | bmBIT5;
|
TOGCTL = 0x10 | bmBIT5;
|
#ifeq[EP1OUT_DIR][OUT]
|
#ifeq[EP1OUT_DIR][OUT]
|
TOGCTL = 1; // EP1 out
|
TOGCTL = 1; // EP1 out
|
TOGCTL = 1 | bmBIT5;
|
TOGCTL = 1 | bmBIT5;
|
#endif
|
#endif
|
#ifeq[EP1IN_DIR][IN]
|
#ifeq[EP1IN_DIR][IN]
|
TOGCTL = 0x11; // EP1 in
|
TOGCTL = 0x11; // EP1 in
|
TOGCTL = 0x11 | bmBIT5;
|
TOGCTL = 0x11 | bmBIT5;
|
#endif
|
#endif
|
RESET_TOGGLE_DATA_EP(2);
|
RESET_TOGGLE_DATA_EP(2);
|
RESET_TOGGLE_DATA_EP(4);
|
RESET_TOGGLE_DATA_EP(4);
|
RESET_TOGGLE_DATA_EP(6);
|
RESET_TOGGLE_DATA_EP(6);
|
RESET_TOGGLE_DATA_EP(8);
|
RESET_TOGGLE_DATA_EP(8);
|
}
|
}
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** getStringDescriptor *******************************************
|
***** getStringDescriptor *******************************************
|
********************************************************************* */
|
********************************************************************* */
|
#define[SEND_STRING_DESCRIPTOR(][);][sendStringDescriptor(LSB($0), MSB($0), sizeof($0) );]
|
#define[SEND_STRING_DESCRIPTOR(][);][sendStringDescriptor(LSB($0), MSB($0), sizeof($0) );]
|
|
|
static void sendStringDescriptor (BYTE loAddr, BYTE hiAddr, BYTE size)
|
static void sendStringDescriptor (BYTE loAddr, BYTE hiAddr, BYTE size)
|
{
|
{
|
BYTE i;
|
BYTE i;
|
if ( size > 31) size = 31;
|
if ( size > 31) size = 31;
|
if (SETUPDAT[7] == 0 && SETUPDAT[6]<size ) size = SETUPDAT[6];
|
if (SETUPDAT[7] == 0 && SETUPDAT[6]<size ) size = SETUPDAT[6];
|
AUTOPTRSETUP = 7;
|
AUTOPTRSETUP = 7;
|
AUTOPTRL1 = loAddr;
|
AUTOPTRL1 = loAddr;
|
AUTOPTRH1 = hiAddr;
|
AUTOPTRH1 = hiAddr;
|
AUTOPTRL2 = (BYTE)(((unsigned short)(&EP0BUF))+1);
|
AUTOPTRL2 = (BYTE)(((unsigned short)(&EP0BUF))+1);
|
AUTOPTRH2 = (BYTE)((((unsigned short)(&EP0BUF))+1) >> 8);
|
AUTOPTRH2 = (BYTE)((((unsigned short)(&EP0BUF))+1) >> 8);
|
XAUTODAT2 = 3;
|
XAUTODAT2 = 3;
|
for (i=0; i<size; i++) {
|
for (i=0; i<size; i++) {
|
XAUTODAT2 = XAUTODAT1;
|
XAUTODAT2 = XAUTODAT1;
|
XAUTODAT2 = 0;
|
XAUTODAT2 = 0;
|
}
|
}
|
i = (size+1) << 1;
|
i = (size+1) << 1;
|
EP0BUF[0] = i;
|
EP0BUF[0] = i;
|
EP0BUF[1] = 3;
|
EP0BUF[1] = 3;
|
EP0BCH = 0;
|
EP0BCH = 0;
|
EP0BCL = i;
|
EP0BCL = i;
|
}
|
}
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** ep0_payload_update ********************************************
|
***** ep0_payload_update ********************************************
|
********************************************************************* */
|
********************************************************************* */
|
static void ep0_payload_update() {
|
static void ep0_payload_update() {
|
ep0_payload_transfer = ( ep0_payload_remaining > 64 ) ? 64 : ep0_payload_remaining;
|
ep0_payload_transfer = ( ep0_payload_remaining > 64 ) ? 64 : ep0_payload_remaining;
|
ep0_payload_remaining -= ep0_payload_transfer;
|
ep0_payload_remaining -= ep0_payload_transfer;
|
}
|
}
|
|
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** ep0_vendor_cmd_su **********************************************
|
***** ep0_vendor_cmd_su **********************************************
|
********************************************************************* */
|
********************************************************************* */
|
static void ep0_vendor_cmd_su() {
|
static void ep0_vendor_cmd_su() {
|
switch ( ep0_prev_setup_request ) {
|
switch ( ep0_prev_setup_request ) {
|
EP0_VENDOR_COMMANDS_SU;
|
EP0_VENDOR_COMMANDS_SU;
|
default:
|
default:
|
EP0CS |= 0x01; // set stall, unknown request
|
EP0CS |= 0x01; // set stall, unknown request
|
}
|
}
|
}
|
}
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** SUDAV_ISR *****************************************************
|
***** SUDAV_ISR *****************************************************
|
********************************************************************* */
|
********************************************************************* */
|
static void SUDAV_ISR () __interrupt
|
static void SUDAV_ISR () __interrupt
|
{
|
{
|
BYTE a;
|
BYTE a;
|
ep0_prev_setup_request = bRequest;
|
ep0_prev_setup_request = bRequest;
|
SUDPTRCTL = 1;
|
SUDPTRCTL = 1;
|
|
|
// standard USB requests
|
// standard USB requests
|
switch ( bRequest ) {
|
switch ( bRequest ) {
|
case 0x00: // get status
|
case 0x00: // get status
|
switch(SETUPDAT[0]) {
|
switch(SETUPDAT[0]) {
|
case 0x80: // self powered and remote
|
case 0x80: // self powered and remote
|
EP0BUF[0] = 0; // not self-powered, no remote wakeup
|
EP0BUF[0] = 0; // not self-powered, no remote wakeup
|
EP0BUF[1] = 0;
|
EP0BUF[1] = 0;
|
EP0BCH = 0;
|
EP0BCH = 0;
|
EP0BCL = 2;
|
EP0BCL = 2;
|
break;
|
break;
|
case 0x81: // interface (reserved)
|
case 0x81: // interface (reserved)
|
EP0BUF[0] = 0; // always return zeros
|
EP0BUF[0] = 0; // always return zeros
|
EP0BUF[1] = 0;
|
EP0BUF[1] = 0;
|
EP0BCH = 0;
|
EP0BCH = 0;
|
EP0BCL = 2;
|
EP0BCL = 2;
|
break;
|
break;
|
case 0x82:
|
case 0x82:
|
switch ( SETUPDAT[4] ) {
|
switch ( SETUPDAT[4] ) {
|
case 0x00 :
|
case 0x00 :
|
case 0x80 :
|
case 0x80 :
|
EP0BUF[0] = EP0CS & bmBIT0;
|
EP0BUF[0] = EP0CS & bmBIT0;
|
break;
|
break;
|
case 0x01 :
|
case 0x01 :
|
EP0BUF[0] = EP1OUTCS & bmBIT0;
|
EP0BUF[0] = EP1OUTCS & bmBIT0;
|
break;
|
break;
|
case 0x81 :
|
case 0x81 :
|
EP0BUF[0] = EP1INCS & bmBIT0;
|
EP0BUF[0] = EP1INCS & bmBIT0;
|
break;
|
break;
|
default:
|
default:
|
EP0BUF[0] = EPXCS[ ((SETUPDAT[4] >> 1)-1) & 3 ] & bmBIT0;
|
EP0BUF[0] = EPXCS[ ((SETUPDAT[4] >> 1)-1) & 3 ] & bmBIT0;
|
break;
|
break;
|
}
|
}
|
EP0BUF[1] = 0;
|
EP0BUF[1] = 0;
|
EP0BCH = 0;
|
EP0BCH = 0;
|
EP0BCL = 2;
|
EP0BCL = 2;
|
break;
|
break;
|
}
|
}
|
break;
|
break;
|
case 0x01: // disable feature, e.g. remote wake, stall bit
|
case 0x01: // disable feature, e.g. remote wake, stall bit
|
if ( SETUPDAT[0] == 2 && SETUPDAT[2] == 0 ) {
|
if ( SETUPDAT[0] == 2 && SETUPDAT[2] == 0 ) {
|
switch ( SETUPDAT[4] ) {
|
switch ( SETUPDAT[4] ) {
|
case 0x00 :
|
case 0x00 :
|
case 0x80 :
|
case 0x80 :
|
EP0CS &= ~bmBIT0;
|
EP0CS &= ~bmBIT0;
|
break;
|
break;
|
case 0x01 :
|
case 0x01 :
|
EP1OUTCS &= ~bmBIT0;
|
EP1OUTCS &= ~bmBIT0;
|
break;
|
break;
|
case 0x81 :
|
case 0x81 :
|
EP1INCS &= ~bmBIT0;
|
EP1INCS &= ~bmBIT0;
|
break;
|
break;
|
default:
|
default:
|
EPXCS[ ((SETUPDAT[4] >> 1)-1) & 3 ] &= ~bmBIT0;
|
EPXCS[ ((SETUPDAT[4] >> 1)-1) & 3 ] &= ~bmBIT0;
|
break;
|
break;
|
}
|
}
|
}
|
}
|
break;
|
break;
|
case 0x03: // enable feature, e.g. remote wake, test mode, stall bit
|
case 0x03: // enable feature, e.g. remote wake, test mode, stall bit
|
if ( SETUPDAT[0] == 2 && SETUPDAT[2] == 0 ) {
|
if ( SETUPDAT[0] == 2 && SETUPDAT[2] == 0 ) {
|
switch ( SETUPDAT[4] ) {
|
switch ( SETUPDAT[4] ) {
|
case 0x00 :
|
case 0x00 :
|
case 0x80 :
|
case 0x80 :
|
EP0CS |= bmBIT0;
|
EP0CS |= bmBIT0;
|
break;
|
break;
|
case 0x01 :
|
case 0x01 :
|
EP1OUTCS |= bmBIT0;
|
EP1OUTCS |= bmBIT0;
|
break;
|
break;
|
case 0x81 :
|
case 0x81 :
|
EP1INCS |= bmBIT0;
|
EP1INCS |= bmBIT0;
|
break;
|
break;
|
default:
|
default:
|
EPXCS[ ((SETUPDAT[4] >> 1)-1) & 3 ] |= ~bmBIT0;
|
EPXCS[ ((SETUPDAT[4] >> 1)-1) & 3 ] |= ~bmBIT0;
|
break;
|
break;
|
}
|
}
|
a = ( (SETUPDAT[4] & 0x80) >> 3 ) | (SETUPDAT[4] & 0x0f);
|
a = ( (SETUPDAT[4] & 0x80) >> 3 ) | (SETUPDAT[4] & 0x0f);
|
TOGCTL = a;
|
TOGCTL = a;
|
TOGCTL = a | bmBIT5;
|
TOGCTL = a | bmBIT5;
|
}
|
}
|
break;
|
break;
|
case 0x06: // get descriptor
|
case 0x06: // get descriptor
|
switch(SETUPDAT[3]) {
|
switch(SETUPDAT[3]) {
|
case 0x01: // device
|
case 0x01: // device
|
SUDPTRH = MSB(&DeviceDescriptor);
|
SUDPTRH = MSB(&DeviceDescriptor);
|
SUDPTRL = LSB(&DeviceDescriptor);
|
SUDPTRL = LSB(&DeviceDescriptor);
|
break;
|
break;
|
case 0x02: // configuration
|
case 0x02: // configuration
|
if (USBCS & bmBIT7) {
|
if (USBCS & bmBIT7) {
|
SUDPTRH = MSB(&HighSpeedConfigDescriptor);
|
SUDPTRH = MSB(&HighSpeedConfigDescriptor);
|
SUDPTRL = LSB(&HighSpeedConfigDescriptor);
|
SUDPTRL = LSB(&HighSpeedConfigDescriptor);
|
}
|
}
|
else {
|
else {
|
SUDPTRH = MSB(&FullSpeedConfigDescriptor);
|
SUDPTRH = MSB(&FullSpeedConfigDescriptor);
|
SUDPTRL = LSB(&FullSpeedConfigDescriptor);
|
SUDPTRL = LSB(&FullSpeedConfigDescriptor);
|
}
|
}
|
break;
|
break;
|
case 0x03: // strings
|
case 0x03: // strings
|
switch (SETUPDAT[2]) {
|
switch (SETUPDAT[2]) {
|
case 1:
|
case 1:
|
SEND_STRING_DESCRIPTOR(manufacturerString);
|
SEND_STRING_DESCRIPTOR(manufacturerString);
|
break;
|
break;
|
case 2:
|
case 2:
|
SEND_STRING_DESCRIPTOR(productString);
|
SEND_STRING_DESCRIPTOR(productString);
|
break;
|
break;
|
case 3:
|
case 3:
|
SEND_STRING_DESCRIPTOR(SN_STRING);
|
SEND_STRING_DESCRIPTOR(SN_STRING);
|
break;
|
break;
|
case 4:
|
case 4:
|
SEND_STRING_DESCRIPTOR(configurationString);
|
SEND_STRING_DESCRIPTOR(configurationString);
|
break;
|
break;
|
default:
|
default:
|
SUDPTRH = MSB(&EmptyStringDescriptor);
|
SUDPTRH = MSB(&EmptyStringDescriptor);
|
SUDPTRL = LSB(&EmptyStringDescriptor);
|
SUDPTRL = LSB(&EmptyStringDescriptor);
|
break;
|
break;
|
}
|
}
|
break;
|
break;
|
case 0x06: // device qualifier
|
case 0x06: // device qualifier
|
SUDPTRH = MSB(&DeviceQualifierDescriptor);
|
SUDPTRH = MSB(&DeviceQualifierDescriptor);
|
SUDPTRL = LSB(&DeviceQualifierDescriptor);
|
SUDPTRL = LSB(&DeviceQualifierDescriptor);
|
break;
|
break;
|
case 0x07: // other speed configuration
|
case 0x07: // other speed configuration
|
if (USBCS & bmBIT7) {
|
if (USBCS & bmBIT7) {
|
SUDPTRH = MSB(&FullSpeedConfigDescriptor);
|
SUDPTRH = MSB(&FullSpeedConfigDescriptor);
|
SUDPTRL = LSB(&FullSpeedConfigDescriptor);
|
SUDPTRL = LSB(&FullSpeedConfigDescriptor);
|
}
|
}
|
else {
|
else {
|
SUDPTRH = MSB(&HighSpeedConfigDescriptor);
|
SUDPTRH = MSB(&HighSpeedConfigDescriptor);
|
SUDPTRL = LSB(&HighSpeedConfigDescriptor);
|
SUDPTRL = LSB(&HighSpeedConfigDescriptor);
|
}
|
}
|
break;
|
break;
|
default:
|
default:
|
EP0CS |= 0x01; // set stall, unknown descriptor
|
EP0CS |= 0x01; // set stall, unknown descriptor
|
}
|
}
|
break;
|
break;
|
case 0x07: // set descriptor
|
case 0x07: // set descriptor
|
break;
|
break;
|
case 0x08: // get configuration
|
case 0x08: // get configuration
|
EP0BUF[0] = 0; // only one configuration
|
EP0BUF[0] = 0; // only one configuration
|
EP0BCH = 0;
|
EP0BCH = 0;
|
EP0BCL = 1;
|
EP0BCL = 1;
|
break;
|
break;
|
case 0x09: // set configuration
|
case 0x09: // set configuration
|
resetToggleData();
|
resetToggleData();
|
break; // do nothing since we have only one configuration
|
break; // do nothing since we have only one configuration
|
case 0x0a: // get alternate setting for an interface
|
case 0x0a: // get alternate setting for an interface
|
EP0BUF[0] = 0; // only one alternate setting
|
EP0BUF[0] = 0; // only one alternate setting
|
EP0BCH = 0;
|
EP0BCH = 0;
|
EP0BCL = 1;
|
EP0BCL = 1;
|
break;
|
break;
|
case 0x0b: // set alternate setting for an interface
|
case 0x0b: // set alternate setting for an interface
|
resetToggleData();
|
resetToggleData();
|
break; // do nothing since we have only on alternate setting
|
break; // do nothing since we have only on alternate setting
|
case 0x0c: // sync frame
|
case 0x0c: // sync frame
|
if ( SETUPDAT[0] == 0x82 ) {
|
if ( SETUPDAT[0] == 0x82 ) {
|
ISOFRAME_COUNTER[ ((SETUPDAT[4] >> 1)-1) & 3 ] = 0;
|
ISOFRAME_COUNTER[ ((SETUPDAT[4] >> 1)-1) & 3 ] = 0;
|
EP0BUF[0] = USBFRAMEL; // use current frame as sync frame, i hope that works
|
EP0BUF[0] = USBFRAMEL; // use current frame as sync frame, i hope that works
|
EP0BUF[1] = USBFRAMEH;
|
EP0BUF[1] = USBFRAMEH;
|
EP0BCH = 0;
|
EP0BCH = 0;
|
EP0BCL = 2;
|
EP0BCL = 2;
|
}
|
}
|
break; // do nothing since we have only on alternate setting
|
break; // do nothing since we have only on alternate setting
|
|
|
}
|
}
|
|
|
// vendor request and commands
|
// vendor request and commands
|
switch ( bmRequestType ) {
|
switch ( bmRequestType ) {
|
case 0xc0: // vendor request
|
case 0xc0: // vendor request
|
ep0_payload_remaining = (SETUPDAT[7] << 8) | SETUPDAT[6];
|
ep0_payload_remaining = (SETUPDAT[7] << 8) | SETUPDAT[6];
|
ep0_payload_update();
|
ep0_payload_update();
|
|
|
switch ( bRequest ) {
|
switch ( bRequest ) {
|
case 0x22: // get ZTEX descriptor
|
case 0x22: // get ZTEX descriptor
|
SUDPTRCTL = 0;
|
SUDPTRCTL = 0;
|
EP0BCH = 0;
|
EP0BCH = 0;
|
EP0BCL = ZTEX_DESCRIPTOR_LEN;
|
EP0BCL = ZTEX_DESCRIPTOR_LEN;
|
SUDPTRH = MSB(ZTEX_DESCRIPTOR_OFFS);
|
SUDPTRH = MSB(ZTEX_DESCRIPTOR_OFFS);
|
SUDPTRL = LSB(ZTEX_DESCRIPTOR_OFFS);
|
SUDPTRL = LSB(ZTEX_DESCRIPTOR_OFFS);
|
break;
|
break;
|
EP0_VENDOR_REQUESTS_SU;
|
EP0_VENDOR_REQUESTS_SU;
|
default:
|
default:
|
EP0CS |= 0x01; // set stall, unknown request
|
EP0CS |= 0x01; // set stall, unknown request
|
}
|
}
|
break;
|
break;
|
case 0x40: // vendor command
|
case 0x40: // vendor command
|
/* vendor commands may overlap if they are send without pause. To avoid
|
/* vendor commands may overlap if they are send without pause. To avoid
|
synchronization problems the setup sequences are executed in EP0OUT_ISR, i.e.
|
synchronization problems the setup sequences are executed in EP0OUT_ISR, i.e.
|
after the first packet of payload data received. */
|
after the first packet of payload data received. */
|
if ( SETUPDAT[7]!=0 || SETUPDAT[6]!=0 ) {
|
if ( SETUPDAT[7]!=0 || SETUPDAT[6]!=0 ) {
|
ep0_vendor_cmd_setup = 1;
|
ep0_vendor_cmd_setup = 1;
|
EP0BCL = 0;
|
EP0BCL = 0;
|
EXIF &= ~bmBIT4; // clear main USB interrupt flag
|
EXIF &= ~bmBIT4; // clear main USB interrupt flag
|
USBIRQ = bmBIT0; // clear SUADV IRQ
|
USBIRQ = bmBIT0; // clear SUADV IRQ
|
return; // don't clear HSNAK bit. This is done after the command has completed
|
return; // don't clear HSNAK bit. This is done after the command has completed
|
}
|
}
|
ep0_vendor_cmd_su(); // setup sequences of vendor command with no payload ara executed immediately
|
ep0_vendor_cmd_su(); // setup sequences of vendor command with no payload ara executed immediately
|
EP0BCL = 0;
|
EP0BCL = 0;
|
break;
|
break;
|
}
|
}
|
|
|
EXIF &= ~bmBIT4; // clear main USB interrupt flag
|
EXIF &= ~bmBIT4; // clear main USB interrupt flag
|
USBIRQ = bmBIT0; // clear SUADV IRQ
|
USBIRQ = bmBIT0; // clear SUADV IRQ
|
EP0CS |= 0x80; // clear the HSNAK bit
|
EP0CS |= 0x80; // clear the HSNAK bit
|
}
|
}
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** SOF_ISR *******************************************************
|
***** SOF_ISR *******************************************************
|
********************************************************************* */
|
********************************************************************* */
|
void SOF_ISR() __interrupt
|
void SOF_ISR() __interrupt
|
{
|
{
|
EXIF &= ~bmBIT4;
|
EXIF &= ~bmBIT4;
|
USBIRQ = bmBIT1;
|
USBIRQ = bmBIT1;
|
}
|
}
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** SUTOK_ISR *****************************************************
|
***** SUTOK_ISR *****************************************************
|
********************************************************************* */
|
********************************************************************* */
|
void SUTOK_ISR() __interrupt
|
void SUTOK_ISR() __interrupt
|
{
|
{
|
EXIF &= ~bmBIT4;
|
EXIF &= ~bmBIT4;
|
USBIRQ = bmBIT2;
|
USBIRQ = bmBIT2;
|
}
|
}
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** SUSP_ISR ******************************************************
|
***** SUSP_ISR ******************************************************
|
********************************************************************* */
|
********************************************************************* */
|
void SUSP_ISR() __interrupt
|
void SUSP_ISR() __interrupt
|
{
|
{
|
EXIF &= ~bmBIT4;
|
EXIF &= ~bmBIT4;
|
USBIRQ = bmBIT3;
|
USBIRQ = bmBIT3;
|
}
|
}
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** URES_ISR ******************************************************
|
***** URES_ISR ******************************************************
|
********************************************************************* */
|
********************************************************************* */
|
void URES_ISR() __interrupt
|
void URES_ISR() __interrupt
|
{
|
{
|
EXIF &= ~bmBIT4;
|
EXIF &= ~bmBIT4;
|
USBIRQ = bmBIT4;
|
USBIRQ = bmBIT4;
|
}
|
}
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** HSGRANT_ISR ***************************************************
|
***** HSGRANT_ISR ***************************************************
|
********************************************************************* */
|
********************************************************************* */
|
void HSGRANT_ISR() __interrupt
|
void HSGRANT_ISR() __interrupt
|
{
|
{
|
EXIF &= ~bmBIT4;
|
EXIF &= ~bmBIT4;
|
// while ( USBIRQ & bmBIT5 )
|
// while ( USBIRQ & bmBIT5 )
|
USBIRQ = bmBIT5;
|
USBIRQ = bmBIT5;
|
}
|
}
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** EP0ACK_ISR ****************************************************
|
***** EP0ACK_ISR ****************************************************
|
********************************************************************* */
|
********************************************************************* */
|
void EP0ACK_ISR() __interrupt
|
void EP0ACK_ISR() __interrupt
|
{
|
{
|
EXIF &= ~bmBIT4; // clear USB interrupt flag
|
EXIF &= ~bmBIT4; // clear USB interrupt flag
|
USBIRQ = bmBIT6; // clear EP0ACK IRQ
|
USBIRQ = bmBIT6; // clear EP0ACK IRQ
|
}
|
}
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** EP0IN_ISR *****************************************************
|
***** EP0IN_ISR *****************************************************
|
********************************************************************* */
|
********************************************************************* */
|
static void EP0IN_ISR () __interrupt
|
static void EP0IN_ISR () __interrupt
|
{
|
{
|
EUSB = 0; // block all USB interrupts
|
EUSB = 0; // block all USB interrupts
|
ep0_payload_update();
|
ep0_payload_update();
|
switch ( ep0_prev_setup_request ) {
|
switch ( ep0_prev_setup_request ) {
|
EP0_VENDOR_REQUESTS_DAT;
|
EP0_VENDOR_REQUESTS_DAT;
|
default:
|
default:
|
EP0BCH = 0;
|
EP0BCH = 0;
|
EP0BCL = 0;
|
EP0BCL = 0;
|
}
|
}
|
EXIF &= ~bmBIT4; // clear USB interrupt flag
|
EXIF &= ~bmBIT4; // clear USB interrupt flag
|
EPIRQ = bmBIT0; // clear EP0IN IRQ
|
EPIRQ = bmBIT0; // clear EP0IN IRQ
|
EUSB = 1;
|
EUSB = 1;
|
}
|
}
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** EP0OUT_ISR ****************************************************
|
***** EP0OUT_ISR ****************************************************
|
********************************************************************* */
|
********************************************************************* */
|
static void EP0OUT_ISR () __interrupt
|
static void EP0OUT_ISR () __interrupt
|
{
|
{
|
EUSB = 0; // block all USB interrupts
|
EUSB = 0; // block all USB interrupts
|
if ( ep0_vendor_cmd_setup ) {
|
if ( ep0_vendor_cmd_setup ) {
|
ep0_vendor_cmd_setup = 0;
|
ep0_vendor_cmd_setup = 0;
|
ep0_payload_remaining = (SETUPDAT[7] << 8) | SETUPDAT[6];
|
ep0_payload_remaining = (SETUPDAT[7] << 8) | SETUPDAT[6];
|
ep0_vendor_cmd_su();
|
ep0_vendor_cmd_su();
|
}
|
}
|
|
|
ep0_payload_update();
|
ep0_payload_update();
|
|
|
switch ( ep0_prev_setup_request ) {
|
switch ( ep0_prev_setup_request ) {
|
EP0_VENDOR_COMMANDS_DAT;
|
EP0_VENDOR_COMMANDS_DAT;
|
}
|
}
|
|
|
EP0BCL = 0;
|
EP0BCL = 0;
|
|
|
EXIF &= ~bmBIT4; // clear main USB interrupt flag
|
EXIF &= ~bmBIT4; // clear main USB interrupt flag
|
EPIRQ = bmBIT1; // clear EP0OUT IRQ
|
EPIRQ = bmBIT1; // clear EP0OUT IRQ
|
if ( ep0_payload_remaining == 0 ) {
|
if ( ep0_payload_remaining == 0 ) {
|
EP0CS |= 0x80; // clear the HSNAK bit
|
EP0CS |= 0x80; // clear the HSNAK bit
|
}
|
}
|
EUSB = 1;
|
EUSB = 1;
|
}
|
}
|
|
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** EP1IN_ISR *****************************************************
|
***** EP1IN_ISR *****************************************************
|
********************************************************************* */
|
********************************************************************* */
|
void EP1IN_ISR() __interrupt
|
void EP1IN_ISR() __interrupt
|
{
|
{
|
EXIF &= ~bmBIT4;
|
EXIF &= ~bmBIT4;
|
EPIRQ = bmBIT2;
|
EPIRQ = bmBIT2;
|
|
|
}
|
}
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** EP1OUT_ISR ****************************************************
|
***** EP1OUT_ISR ****************************************************
|
********************************************************************* */
|
********************************************************************* */
|
void EP1OUT_ISR() __interrupt
|
void EP1OUT_ISR() __interrupt
|
{
|
{
|
EXIF &= ~bmBIT4;
|
EXIF &= ~bmBIT4;
|
EPIRQ = bmBIT3;
|
EPIRQ = bmBIT3;
|
}
|
}
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** EP2_ISR *******************************************************
|
***** EP2_ISR *******************************************************
|
********************************************************************* */
|
********************************************************************* */
|
void EP2_ISR() __interrupt
|
void EP2_ISR() __interrupt
|
{
|
{
|
EXIF &= ~bmBIT4;
|
EXIF &= ~bmBIT4;
|
EPIRQ = bmBIT4;
|
EPIRQ = bmBIT4;
|
}
|
}
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** EP4_ISR *******************************************************
|
***** EP4_ISR *******************************************************
|
********************************************************************* */
|
********************************************************************* */
|
void EP4_ISR() __interrupt
|
void EP4_ISR() __interrupt
|
{
|
{
|
EXIF &= ~bmBIT4;
|
EXIF &= ~bmBIT4;
|
EPIRQ = bmBIT5;
|
EPIRQ = bmBIT5;
|
}
|
}
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** EP6_ISR *******************************************************
|
***** EP6_ISR *******************************************************
|
********************************************************************* */
|
********************************************************************* */
|
void EP6_ISR() __interrupt
|
void EP6_ISR() __interrupt
|
{
|
{
|
EXIF &= ~bmBIT4;
|
EXIF &= ~bmBIT4;
|
EPIRQ = bmBIT6;
|
EPIRQ = bmBIT6;
|
}
|
}
|
|
|
/* *********************************************************************
|
/* *********************************************************************
|
***** EP8_ISR *******************************************************
|
***** EP8_ISR *******************************************************
|
********************************************************************* */
|
********************************************************************* */
|
void EP8_ISR() __interrupt
|
void EP8_ISR() __interrupt
|
{
|
{
|
EXIF &= ~bmBIT4;
|
EXIF &= ~bmBIT4;
|
EPIRQ = bmBIT7;
|
EPIRQ = bmBIT7;
|
}
|
}
|
|
|
#endif /* ZTEX_ISR_H */
|
#endif /* ZTEX_ISR_H */
|
|
|
