OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] [rtl/] [verilog/] [oc8051_top.v] - Diff between revs 148 and 172

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 148 Rev 172
Line 42... Line 42...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.30  2003/06/03 16:51:24  simont
 
// include "8051_defines" added.
 
//
// Revision 1.29  2003/05/07 12:36:03  simont
// Revision 1.29  2003/05/07 12:36:03  simont
// chsnge comp.des to des1
// chsnge comp.des to des1
//
//
// Revision 1.28  2003/05/06 09:41:35  simont
// Revision 1.28  2003/05/06 09:41:35  simont
// remove define OC8051_AS2_PCL, chane signal src_sel2 to 2 bit wide.
// remove define OC8051_AS2_PCL, chane signal src_sel2 to 2 bit wide.
Line 162... Line 165...
 
 
        `ifdef OC8051_TC2
        `ifdef OC8051_TC2
                t2_i, t2ex_i,
                t2_i, t2ex_i,
        `endif
        `endif
 
 
 
// BIST
 
`ifdef OC8051_BIST
 
         scanb_rst,
 
         scanb_clk,
 
         scanb_si,
 
         scanb_so,
 
         scanb_en,
 
`endif
// external access (active low)
// external access (active low)
                ea_in
                ea_in
                );
                );
 
 
 
 
Line 236... Line 247...
`ifdef OC8051_TC2
`ifdef OC8051_TC2
input         t2_i,             // counter 2 input
input         t2_i,             // counter 2 input
              t2ex_i;           //
              t2ex_i;           //
`endif
`endif
 
 
 
`ifdef OC8051_BIST
 
input   scanb_rst;
 
input   scanb_clk;
 
input   scanb_si;
 
output  scanb_so;
 
input   scanb_en;
 
`endif
 
 
wire [7:0]  dptr_hi,
wire [7:0]  dptr_hi,
            dptr_lo,
            dptr_lo,
            ri,
            ri,
            data_out,
            data_out,
            op1,
            op1,
Line 396... Line 415...
                               .wr_addr(wr_addr),
                               .wr_addr(wr_addr),
                               .bit_addr(bit_addr_o),
                               .bit_addr(bit_addr_o),
                               .wr_data(wr_dat),
                               .wr_data(wr_dat),
                               .wr(wr_o && (!wr_addr[7] || wr_ind)),
                               .wr(wr_o && (!wr_addr[7] || wr_ind)),
                               .bit_data_in(desCy),
                               .bit_data_in(desCy),
                               .bit_data_out(bit_data));
                               .bit_data_out(bit_data)
 
`ifdef OC8051_BIST
 
         ,
 
         .scanb_rst(scanb_rst),
 
         .scanb_clk(scanb_clk),
 
         .scanb_si(scanb_si),
 
         .scanb_so(scanb_so),
 
         .scanb_en(scanb_en)
 
`endif
 
                               );
 
 
//
//
 
 
oc8051_alu_src_sel oc8051_alu_src_sel1(.clk(wb_clk_i),
oc8051_alu_src_sel oc8051_alu_src_sel1(.clk(wb_clk_i),
                                       .rst(wb_rst_i),
                                       .rst(wb_rst_i),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.