OpenCores
URL https://opencores.org/ocsvn/adv_debug_sys/adv_debug_sys/trunk

Subversion Repositories adv_debug_sys

[/] [adv_debug_sys/] [trunk/] [Software/] [adv_jtag_bridge/] [adv_dbg_commands.c] - Diff between revs 42 and 51

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 42 Rev 51
Line 344... Line 344...
  int i, j;
  int i, j;
  uint32_t crc_calc;
  uint32_t crc_calc;
  uint32_t crc_read;
  uint32_t crc_read;
  unsigned char word_size_bits;
  unsigned char word_size_bits;
  uint32_t out_data = 0;
  uint32_t out_data = 0;
  uint32_t in_data;
  uint32_t in_data = 0;
  unsigned long addr;
  unsigned long addr;
  uint32_t err_data[2];
  uint32_t err_data[2];
  int bus_error_retries = 0;
  int bus_error_retries = 0;
  int err = APP_ERR_NONE;
  int err = APP_ERR_NONE;
 
 
 
  // Silence GCC
 
  (void)in_data;
 
  (void)out_data;
 
 
    debug("Doing burst read, word size %d, word count %d, start address 0x%lX", word_size_bytes, word_count, start_address);
    debug("Doing burst read, word size %d, word count %d, start address 0x%lX", word_size_bytes, word_count, start_address);
 
 
    if(word_count <= 0) {
    if(word_count <= 0) {
      debug("Ignoring illegal read burst length (%d)\n", word_count);
      debug("Ignoring illegal read burst length (%d)\n", word_count);
      return 0;
      return 0;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.