URL
https://opencores.org/ocsvn/aemb/aemb/trunk
[/] [aemb/] [trunk/] [rtl/] [verilog/] [aeMB2_exec.v] - Diff between revs 202 and 203
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 202 |
Rev 203 |
Line 75... |
Line 75... |
|
|
reg exc_ill; // illegal instruction exception
|
reg exc_ill; // illegal instruction exception
|
|
|
//TODO: OPTIMISE!
|
//TODO: OPTIMISE!
|
wire wILL =
|
wire wILL =
|
|
((opc_of[5:4] == 2'o1) & opc_of[2]) | // illegal extended arithmetic
|
|
((opc_of[5:4] == 2'o3) & &opc_of[1:0]); // illegal LD/ST
|
//(opc_of == 6'o23) | (opc_of == 6'o24) | (opc_of == 6'o25) | (opc_of == 6'o26) | opc_of == 6'o27) |
|
//(opc_of == 6'o23) | (opc_of == 6'o24) | (opc_of == 6'o25) | (opc_of == 6'o26) | opc_of == 6'o27) |
|
//(opc_of == 6'o32) | (opc_of == 6'o34) | (opc_of == 6'o35) | (opc_of == 6'o36) | opc_of == 6'o37) |
|
//(opc_of == 6'o32) | (opc_of == 6'o34) | (opc_of == 6'o35) | (opc_of == 6'o36) | opc_of == 6'o37) |
|
(opc_of == 6'o63) | (opc_of == 6'o67) | (opc_of == 6'o73) | (opc_of == 6'o77); // illegal load/store
|
//(opc_of == 6'o63) | (opc_of == 6'o67) | (opc_of == 6'o73) | (opc_of == 6'o77); // illegal load/store
|
|
|
always @(posedge gclk)
|
always @(posedge gclk)
|
if (grst) begin
|
if (grst) begin
|
/*AUTORESET*/
|
/*AUTORESET*/
|
// Beginning of autoreset for uninitialized flops
|
// Beginning of autoreset for uninitialized flops
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.