OpenCores
URL https://opencores.org/ocsvn/altor32/altor32/trunk

Subversion Repositories altor32

[/] [altor32/] [trunk/] [rtl/] [cpu/] [altor32.v] - Diff between revs 37 and 40

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 37 Rev 40
Line 123... Line 123...
// Current executing instruction
// Current executing instruction
wire [31:0] ex_opcode_w;
wire [31:0] ex_opcode_w;
 
 
// Result from execute
// Result from execute
wire [31:0] ex_result_w;
wire [31:0] ex_result_w;
wire        ex_mult_w;
wire [63:0] ex_mult_res_w;
wire [31:0] ex_mult_res_w;
 
 
 
// Branch request
// Branch request
wire        ex_branch_w;
wire        ex_branch_w;
wire [31:0] ex_branch_pc_w;
wire [31:0] ex_branch_pc_w;
wire        ex_stall_w;
wire        ex_stall_w;
Line 430... Line 429...
    // Output
    // Output
    .opcode_o(ex_opcode_w),
    .opcode_o(ex_opcode_w),
    .opcode_pc_o(/* not used */),
    .opcode_pc_o(/* not used */),
    .reg_rd_o(ex_rd_w),
    .reg_rd_o(ex_rd_w),
    .reg_rd_value_o(ex_result_w),
    .reg_rd_value_o(ex_result_w),
    .mult_o(ex_mult_w),
 
    .mult_res_o(ex_mult_res_w),
    .mult_res_o(ex_mult_res_w),
 
 
    // Register write back bypass
    // Register write back bypass
    .wb_rd_i(wb_rd_w),
    .wb_rd_i(wb_rd_w),
    .wb_rd_value_i(wb_rd_val_w),
    .wb_rd_value_i(wb_rd_val_w),
Line 474... Line 472...
    .mem_result_i(dcache_data_in_w),
    .mem_result_i(dcache_data_in_w),
    .mem_offset_i(dcache_addr_w[1:0]),
    .mem_offset_i(dcache_addr_w[1:0]),
    .mem_ready_i(dcache_ack_w),
    .mem_ready_i(dcache_ack_w),
 
 
    // Multiplier result
    // Multiplier result
    .mult_i(ex_mult_w),
 
    .mult_result_i(ex_mult_res_w),
    .mult_result_i(ex_mult_res_w),
 
 
    // Outputs
    // Outputs
    .write_enable_o(wb_rd_write_w),
    .write_enable_o(wb_rd_write_w),
    .write_addr_o(wb_rd_w),
    .write_addr_o(wb_rd_w),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.