OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [change.log] - Diff between revs 32 and 34

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 32 Rev 34
Line 1... Line 1...
All notable changes to this project will be documented in this file.
All notable changes to this project will be documented in this file.
 
 
 
 
 
##[1.7.0] - 15-7-2017
 
## Added
 
-  Software compilation text-editor
 
-  Processing tile Diagrame Viewer
 
-  Modelsim/Verilator/QuartusII GUI compilation assist
 
-  Multi-channel DMA
 
## changed
 
-  New multi-channel DMA-based NI
 
 
 
 
 
 
##[1.6.0] - 6-3-2017
##[1.6.0] - 6-3-2017
## Added
## Added
- NoC GUI simulator (using Verilator)
- NoC GUI simulator (using Verilator)
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.