URL
https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 16 |
Rev 17 |
Line 12... |
Line 12... |
'connect_name' => 'grant_addr',
|
'connect_name' => 'grant_addr',
|
'connect_type' => 'input',
|
'connect_type' => 'input',
|
'range' => 'Aw-1 : 0',
|
'range' => 'Aw-1 : 0',
|
'name' => 'grant_addr',
|
'name' => 'grant_addr',
|
'connect_range' => 'Aw-1 : 0',
|
'connect_range' => 'Aw-1 : 0',
|
|
'default_out' => 'Active low',
|
'type' => 'output'
|
'type' => 'output'
|
},
|
},
|
's_sel_one_hot' => {
|
's_sel_one_hot' => {
|
'outport_type' => 'concatenate',
|
'outport_type' => 'concatenate',
|
'connect_name' => 'sel_one_hot',
|
'connect_name' => 'sel_one_hot',
|
'connect_type' => 'output',
|
'connect_type' => 'output',
|
'range' => 'S-1 : 0',
|
'range' => 'S-1 : 0',
|
'name' => 'sel_one_hot',
|
'name' => 'sel_one_hot',
|
'connect_range' => 'S-1 : 0',
|
'connect_range' => 'S-1 : 0',
|
|
'default_out' => 'Active low',
|
'type' => 'input'
|
'type' => 'input'
|
}
|
}
|
},
|
},
|
'file_name' => '/home/alireza/Mywork/mpsoc/src_peripheral/bus/wishbone_bus.v',
|
'file_name' => '/home/alireza/Mywork/mpsoc/src_peripheral/bus/wishbone_bus.v',
|
'module_name' => 'wishbone_bus',
|
'module_name' => 'wishbone_bus',
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.