OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [perl_gui/] [lib/] [ip/] [Bus/] [wishbone_bus.IP] - Diff between revs 42 and 48

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 42 Rev 48
Line 232... Line 232...
                                 'wishbone_bus' => {},
                                 'wishbone_bus' => {},
                                 'bus_arbiter' => {}
                                 'bus_arbiter' => {}
                               },
                               },
                  'module_name' => 'wishbone_bus',
                  'module_name' => 'wishbone_bus',
                  'version' => 1,
                  'version' => 1,
                  'file_name' => '/home/alireza/Mywork/mpsoc/src_peripheral/bus/wishbone_bus.v',
                  'file_name' => 'mpsoc/rtl/src_peripheral/bus/wishbone_bus.v',
                  'parameters' => {
                  'parameters' => {
                                    'Aw' => {
                                    'Aw' => {
                                              'redefine_param' => 1,
                                              'redefine_param' => 1,
                                              'content' => '4,128,1',
                                              'content' => '4,128,1',
                                              'global_param' => 'Localparam',
                                              'global_param' => 'Localparam',
Line 339... Line 339...
                                                        }
                                                        }
                                               }
                                               }
                               },
                               },
                  'category' => 'Bus',
                  'category' => 'Bus',
                  'hdl_files' => [
                  'hdl_files' => [
                                   '/mpsoc/src_peripheral/bus/wishbone_bus.v',
                                   '/mpsoc/rtl/src_peripheral/bus/wishbone_bus.v',
                                   '/mpsoc/src_noc/main_comp.v',
                                   '/mpsoc/rtl/main_comp.v',
                                   '/mpsoc/src_noc/arbiter.v'
                                   '/mpsoc/rtl/arbiter.v'
                                 ],
                                 ],
                  'parameters_order' => [
                  'parameters_order' => [
                                          'M',
                                          'M',
                                          'S',
                                          'S',
                                          'Dw',
                                          'Dw',

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.