Back to project
URL
https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk
Go to most recent revision Show entire file Details Blame View Log
Rev 25
Rev 28
Line 124... Line 124...
'redefine_param' => 1, 'redefine_param' => 1,
'type' => 'Entry' 'type' => 'Entry'
}, },
'JTAG_CONNECT' => { 'JTAG_CONNECT' => {
'info' => 'JTAG_CONNECT: 'info' => 'JTAG_CONNECT:
if it is not disabled then the actual memory implements as a dual port RAM with the second port is connected either to In-System Memory Content Editor or Jtag_to_wb ',if it is not disabled then the actual memory is implemented as a dual port RAM with the second port is connected either to In-System Memory Content Editor or Jtag_to_wb. This allows that the memory content can be read/written using JTAG. ',
'deafult' => '"DISABLED"', 'deafult' => '"DISABLED"',
'global_param' => 'Localparam', 'global_param' => 'Localparam',
'content' => '"DISABLED", "JTAG_WB" , "ALTERA_IMCE"', 'content' => '"DISABLED", "JTAG_WB" , "ALTERA_IMCE"',
'type' => 'Combo-box', 'type' => 'Combo-box',
'redefine_param' => 1 'redefine_param' => 1
Line 139... Line 139...
'global_param' => 'Localparam', 'global_param' => 'Localparam',
'content' => '"YES","NO"', 'content' => '"YES","NO"',
'redefine_param' => 1, 'redefine_param' => 1,
'type' => 'Combo-box' 'type' => 'Combo-box'
}, },
'INIT_FILE_NAME' => {
'info' => 'The name of RAM content memory file (without extention). The file will be used by the JTAG programer to programe the memory at run time.',
'deafult' => '"ram0"',
'global_param' => 'Don\'t include',
'content' => '',
'redefine_param' => 1,
'type' => 'Entry'
},
'CTIw' => { 'CTIw' => {
'info' => 'Parameter', 'info' => 'Parameter',
'deafult' => '3', 'deafult' => '3',
'global_param' => 'Localparam', 'global_param' => 'Localparam',
'content' => '', 'content' => '',
Line 168... Line 176...
'TAGw', 'TAGw',
'SELw', 'SELw',
'CTIw', 'CTIw',
'BTEw', 'BTEw',
'WB_Aw', 'WB_Aw',
'BURST_MODE' 'BURST_MODE',
'INIT_FILE_NAME'
], ],
'ports' => { 'ports' => {
'sa_tag_i' => { 'sa_tag_i' => {
'intfc_name' => 'plug:wb_slave[0]', 'intfc_name' => 'plug:wb_slave[0]',
'intfc_port' => 'tag_i', 'intfc_port' => 'tag_i',
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
