OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [perl_gui/] [lib/] [ip/] [Source/] [clk_source.IP] - Diff between revs 25 and 48

Show entire file | Details | Blame | View Log

Rev 25 Rev 48
Line 1... Line 1...
#######################################################################
#######################################################################
##      File: clk_source.IP
##      File: clk_source.IP
##
##
##      Copyright (C) 2014-2016  Alireza Monemi
##      Copyright (C) 2014-2019  Alireza Monemi
##
##
##      This file is part of ProNoC 1.5.0
##      This file is part of ProNoC 1.9.1
##
##
##      WARNING: THIS IS AN AUTO-GENERATED FILE. CHANGES TO IT
##      WARNING: THIS IS AN AUTO-GENERATED FILE. CHANGES TO IT
##      MAY CAUSE UNEXPECTED BEHAIVOR.
##      MAY CAUSE UNEXPECTED BEHAIVOR.
################################################################################
################################################################################
 
 
$clk_source = bless( {
$ipgen = bless( {
                       'hdl_files' => [
                  'version' => 1,
                                        '/mpsoc/src_peripheral/reset_sync/altera_reset_synchronizer.v',
                  'unused' => undef,
                                        '/mpsoc/src_peripheral/reset_sync/clk_source.v'
                  'parameters' => {
                                      ],
                                    'FPGA_VENDOR' => {
                       'ip_name' => 'clk_source',
                                                       'content' => '"ALTERA","XILINX"',
                       'description' => 'clk source. This module provides the clk and reset (socket) interfaces for all other IPs. It also synchronizes the reset signal.',
                                                       'info' => '',
                       'gui_status' => {
                                                       'default' => '"ALTERA"',
                                         'status' => 'ideal',
                                                       'type' => 'Combo-box',
                                         'timeout' => 0
                                                       'global_param' => 'Localparam',
                                       },
                                                       'redefine_param' => 1
                       'modules' => {
 
                                      'clk_source' => {}
 
                                    },
 
                       'plugs' => {
 
                                    'reset' => {
 
                                                 'reset' => {},
 
                                                 '0' => {
 
                                                          'name' => 'reset'
 
                                                        },
 
                                                 'value' => 1,
 
                                                 'type' => 'num'
 
                                               },
 
                                    'clk' => {
 
                                               'clk' => {},
 
                                               '0' => {
 
                                                        'name' => 'clk'
 
                                                      },
 
                                               'value' => 1,
 
                                               'type' => 'num'
 
                                             }
                                             }
                                  },
                                  },
 
                  'category' => 'Source',
 
                  'ip_name' => 'clk_source',
 
                  'hdl_files' => [
 
                                   '/mpsoc/rtl/src_peripheral/clk_source/altera_reset_synchronizer.v',
 
                                   '/mpsoc/rtl/src_peripheral/clk_source/clk_source.v',
 
                                   '/mpsoc/rtl/src_peripheral/clk_source/xilinx_reset_synchroniser.v'
 
                                 ],
 
                  'file_name' => 'mpsoc/rtl/src_peripheral/clk_source/clk_source.v',
 
                  'parameters_order' => [
 
                                          'FPGA_VENDOR'
 
                                        ],
                       'ports' => {
                       'ports' => {
                                    'clk_out' => {
                               'reset_in' => {
                                                   'intfc_port' => 'clk_o',
                                               'intfc_port' => 'reset_i',
                                                   'intfc_name' => 'socket:clk[0]',
 
                                                   'range' => '',
 
                                                   'type' => 'output'
 
                                                 },
 
                                    'reset_out' => {
 
                                                     'intfc_port' => 'reset_o',
 
                                                     'intfc_name' => 'socket:reset[0]',
 
                                                     'range' => '',
                                                     'range' => '',
                                                     'type' => 'output'
                                               'type' => 'input',
 
                                               'intfc_name' => 'plug:reset[0]'
                                                   },
                                                   },
                                    'clk_in' => {
                                    'clk_in' => {
                                                  'intfc_port' => 'clk_i',
 
                                                  'intfc_name' => 'plug:clk[0]',
                                                  'intfc_name' => 'plug:clk[0]',
 
                                             'type' => 'input',
                                                  'range' => '',
                                                  'range' => '',
                                                  'type' => 'input'
                                             'intfc_port' => 'clk_i'
                                                },
                                                },
                                    'reset_in' => {
                               'reset_out' => {
                                                    'intfc_port' => 'reset_i',
                                                'range' => '',
                                                    'intfc_name' => 'plug:reset[0]',
                                                'intfc_port' => 'reset_o',
 
                                                'type' => 'output',
 
                                                'intfc_name' => 'socket:reset[0]'
 
                                              },
 
                               'clk_out' => {
 
                                              'intfc_port' => 'clk_o',
                                                    'range' => '',
                                                    'range' => '',
                                                    'type' => 'input'
                                              'type' => 'output',
 
                                              'intfc_name' => 'socket:clk[0]'
                                                  }
                                                  }
                                  },
                                  },
                       'file_name' => '/home/alireza/Mywork/mpsoc/src_peripheral/reset_sync/clk_source.v',
                  'description' => 'clk source. This module provides the clk and reset (socket) interfaces for all other IPs. It also synchronizes the reset signal.',
 
                  'gui_status' => {
 
                                    'timeout' => 0,
 
                                    'status' => 'ideal'
 
                                  },
                       'sockets' => {
                       'sockets' => {
                                      'clk' => {
                                      'clk' => {
                                                 'clk' => {},
 
                                                 'connection_num' => 'multi connection',
 
                                                 'value' => 1,
                                                 'value' => 1,
                                                 '0' => {
                                                 '0' => {
                                                          'name' => 'clk'
                                                          'name' => 'clk'
                                                        },
                                                        },
 
                                            'connection_num' => 'multi connection',
 
                                            'clk' => {},
                                                 'type' => 'num'
                                                 'type' => 'num'
                                               },
                                               },
                                      'reset' => {
                                      'reset' => {
                                                   'reset' => {},
 
                                                   'connection_num' => 'multi connection',
                                                   'connection_num' => 'multi connection',
                                                   'value' => 1,
                                                   'value' => 1,
                                                   '0' => {
                                                   '0' => {
                                                            'name' => 'reset'
                                                            'name' => 'reset'
                                                          },
                                                          },
 
                                              'reset' => {},
                                                   'type' => 'num'
                                                   'type' => 'num'
                                                 }
                                                 }
                                    },
                                    },
                       'module_name' => 'clk_source',
                  'modules' => {
                       'unused' => undef,
                                 'clk_source' => {}
                       'category' => 'Source'
                               },
 
                  'plugs' => {
 
                               'reset' => {
 
                                            'reset' => {},
 
                                            'type' => 'num',
 
                                            'value' => 1,
 
                                            '0' => {
 
                                                     'name' => 'reset'
 
                                                   }
 
                                          },
 
                               'clk' => {
 
                                          'type' => 'num',
 
                                          'value' => 1,
 
                                          '0' => {
 
                                                   'name' => 'clk'
 
                                                 },
 
                                          'clk' => {}
 
                                        }
 
                             },
 
                  'module_name' => 'clk_source'
                     }, 'ip_gen' );
                     }, 'ip_gen' );

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.