OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [perl_gui/] [lib/] [perl/] [topology_verilog_gen.pl] - Diff between revs 51 and 52

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 51 Rev 52
Line 268... Line 268... 
                        }
 
                        }
 
                 }      #@port
 
                 }      #@port
 
 
 
 
 
        }else {
 
        }else {
 
                        $router_v = $router_v."//Connect $instance port $i to  ground
 
                        $router_v = $router_v."//Connect $instance port $i to  ground
 
\t      assign  ${instance}_chan_in [$i]= {CHANEL_w{1'b0}};\n";
 
\t      assign  ${instance}_chan_in [$i]= {SMARTFLIT_CHANEL_w{1'b0}};\n";
 
 
 
 
 
                        foreach my $p (@ports){
 
                        foreach my $p (@ports){
 
                                my $w=$p->{pwidth};
 
                                my $w=$p->{pwidth};
 
                                my $range = ($w eq 1)?  "[$i]" : "[($iplus*$w)-1 :               $i*$w ]";
 
                                my $range = ($w eq 1)?  "[$i]" : "[($iplus*$w)-1 :               $i*$w ]";
 
                                if($p->{type} eq 'input' ){
 
                                if($p->{type} eq 'input' ){
Line 667... Line 667... 
                        my $TNUM_pos  = $rinfo{"TNUM_${pos}" };
 
                        my $TNUM_pos  = $rinfo{"TNUM_${pos}" };
 
                        my $RNUM_pos  = $rinfo{"RNUM_${pos}" };
 
                        my $RNUM_pos  = $rinfo{"RNUM_${pos}" };
 
 
 
 
 
                        $assign = $assign."//Connect $instance port $i to  ground\n";
 
                        $assign = $assign."//Connect $instance port $i to  ground\n";
 
                        $ass_h.="//Connect $instance port $i to  ground\n";
 
                        $ass_h.="//Connect $instance port $i to  ground\n";
 
                        $assign=  $assign."\t\tassign  router_chan_in  \[$pos\]\[$i\] ={CHANEL_w{1'b0}};\n      " if($reverse==0);
 
                        $assign=  $assign."\t\tassign  router_chan_in  \[$pos\]\[$i\] ={SMARTFLIT_CHANEL_w{1'b0}};\n    " if($reverse==0);
 
                        $assign=  $assign."\t\tassign  router_chan_out \[$pos\]\[$i\] ={CHANEL_w{1'b0}};\n      " if($reverse==1);
 
                        $assign=  $assign."\t\tassign  router_chan_out \[$pos\]\[$i\] ={SMARTFLIT_CHANEL_w{1'b0}};\n    " if($reverse==1);
 
                        $ass_h.=  "\tconnect_r2gnd($TNUM_pos,$RNUM_pos,$i);\n" if (defined $TNUM_pos);
 
                        $ass_h.=  "\tconnect_r2gnd($TNUM_pos,$RNUM_pos,$i);\n" if (defined $TNUM_pos);
 
        }
 
        }
 
 
 
 
 
}
 
}
 
 
 
 
Line 1633... Line 1633... 
                    .clk(clk),
 
                    .clk(clk),
 
                    .chan_in_all(chan_in_all),
 
                    .chan_in_all(chan_in_all),
 
                    .chan_out_all(chan_out_all)
 
                    .chan_out_all(chan_out_all)
 
                );
 
                );
 
    end
 
    end
 
 
 
 
 
    endgenerate
 
    endgenerate
 
 
 
 
 
        ";
 
        ";
 
 
 
 
 
 
 
 
Line 1671... Line 1672... 
}
 
}
 
 
 
 
 
 
 
 
 
1
 
1
 
 
 
 
 
 No newline at end of file
 
 No newline at end of file
 
 
 
 
 
 No newline at end of file
 
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.