OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [script/] [parameter.sh] - Diff between revs 32 and 38

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 32 Rev 38
Line 10... Line 10...
 
 
 
 
# NoC parameters:
# NoC parameters:
    V=2   # number of VC per port
    V=2   # number of VC per port
    TOPOLOGY="MESH" #"MESH" or "TORUS"
    TOPOLOGY="MESH" #"MESH" or "TORUS"
    P="(TOPOLOGY==\"RING\")? 3 : 5"    # number of port per router
    P="localparam P=  (TOPOLOGY==\"RING\" || TOPOLOGY==\"LINE\")? 3 : 5"    # number of port per router
    B=4   # buffer space :flit per VC
    B=4   # buffer space :flit per VC
    NX=8  # number of node in x axis
    NX=8  # number of node in x axis
    NY=8  # number of node in y axis
    NY=8  # number of node in y axis
    C=1   #  number of flit class
    C=1   #  number of flit class
    Fpay=32    #flit payload width
    Fpay=32    #flit payload width
Line 28... Line 28...
    #   torus:  "TRANC_XY"  , "TRANC_WEST_FIRST", "TRANC_NORTH_LAST", "TRANC_NEGETIVE_FIRST", "TRANC_DUATO"
    #   torus:  "TRANC_XY"  , "TRANC_WEST_FIRST", "TRANC_NORTH_LAST", "TRANC_NEGETIVE_FIRST", "TRANC_DUATO"
 
 
 
 
    CLASS_SETTING="{CVw{1'b1}}"
    CLASS_SETTING="{CVw{1'b1}}"
 
 
    SSA_EN="NO"
    SSA_EN="NO"  # "YES","NO"
 
    SWA_ARBITER_TYPE="RRA" # "RRA"  ,"WRRA"
 
    WEIGHTw=4
 
 
    ADD_PIPREG_AFTER_CROSSBAR=0
    ADD_PIPREG_AFTER_CROSSBAR=0
 
 
#simulation parameters:
#simulation parameters:
    C0_p=100    #  the percentage of injected packets with class 0
    C0_p=100    #  the percentage of injected packets with class 0
Line 128... Line 129...
    printf " parameter ADD_PIPREG_AFTER_CROSSBAR= $ADD_PIPREG_AFTER_CROSSBAR;\n" >>  parameter.v
    printf " parameter ADD_PIPREG_AFTER_CROSSBAR= $ADD_PIPREG_AFTER_CROSSBAR;\n" >>  parameter.v
    printf " parameter CVw=(C==0)? V : C * V;\n" >>  parameter.v
    printf " parameter CVw=(C==0)? V : C * V;\n" >>  parameter.v
    printf " parameter [CVw-1:   0] CLASS_SETTING = $CLASS_SETTING;\n">>  parameter.v
    printf " parameter [CVw-1:   0] CLASS_SETTING = $CLASS_SETTING;\n">>  parameter.v
    printf " parameter [V-1    :    0] ESCAP_VC_MASK=$ESCAP_VC_MASK;\n" >> parameter.v
    printf " parameter [V-1    :    0] ESCAP_VC_MASK=$ESCAP_VC_MASK;\n" >> parameter.v
    printf " parameter SSA_EN= \"$SSA_EN\";\n">> parameter.v
    printf " parameter SSA_EN= \"$SSA_EN\";\n">> parameter.v
 
    printf " parameter SWA_ARBITER_TYPE=\"$SWA_ARBITER_TYPE\";\n">> parameter.v
 
    printf " parameter WEIGHTw=$WEIGHTw;\n">> parameter.v
    printf " \n\n \`endif " >> parameter.v
    printf " \n\n \`endif " >> parameter.v
 
 
 
 
}
}
 
 
Line 176... Line 179...
    printf "\t #define  ADD_PIPREG_AFTER_CROSSBAR  $ADD_PIPREG_AFTER_CROSSBAR\n" >>   parameter.h
    printf "\t #define  ADD_PIPREG_AFTER_CROSSBAR  $ADD_PIPREG_AFTER_CROSSBAR\n" >>   parameter.h
    printf "\t #define  CVw    (C==0)? V : C * V\n" >>  parameter.h
    printf "\t #define  CVw    (C==0)? V : C * V\n" >>  parameter.h
    printf "\t #define  CLASS_SETTING   \"$CLASS_SETTING\"\n">>  parameter.h
    printf "\t #define  CLASS_SETTING   \"$CLASS_SETTING\"\n">>  parameter.h
    printf "\t #define  ESCAP_VC_MASK    $ESCAP_VC_MASK\n">>  parameter.h
    printf "\t #define  ESCAP_VC_MASK    $ESCAP_VC_MASK\n">>  parameter.h
    printf "\t #define    SSA_EN \"$SSA_EN\"\n" >> parameter.h
    printf "\t #define    SSA_EN \"$SSA_EN\"\n" >> parameter.h
 
    printf "\t #define    SWA_ARBITER_TYPE \"$SWA_ARBITER_TYPE\"\n">> parameter.h
 
    printf "\t #define    WEIGHTw=$WEIGHTw\n">> parameter.h
    printf " \n\n #endif " >> parameter.h
    printf " \n\n #endif " >> parameter.h
 
 
}
}
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.