| Line 51... |
Line 51... |
|
|
<p><a href="classmemory__registers-members.html">List of all members.</a></p>
|
<p><a href="classmemory__registers-members.html">List of all members.</a></p>
|
<table class="memberdecls">
|
<table class="memberdecls">
|
<tr><td colspan="2"><h2><a name="Always Constructs"></a>
|
<tr><td colspan="2"><h2><a name="Always Constructs"></a>
|
Always Constructs</h2></td></tr>
|
Always Constructs</h2></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a09281e3224878c570c81844785844fe0">ALWAYS_29</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classmemory__registers.html#a06690d046213efc68334643946af2b16">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classmemory__registers.html#a52bffc13966ddfc557c3c3a2cece1d97">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a833db0d5eda614d712b846b259c0f4d3">ALWAYS_30</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classmemory__registers.html#a4d664c63ba14fa2b1664eb44203191fa">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classmemory__registers.html#a431adf2f23f5aaf563824a502920385e">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
<tr><td colspan="2"><h2><a name="Inputs"></a>
|
<tr><td colspan="2"><h2><a name="Inputs"></a>
|
Inputs</h2></td></tr>
|
Inputs</h2></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a06690d046213efc68334643946af2b16">clock</a>  </td><td class="memItemRight" valign="bottom"></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a4d664c63ba14fa2b1664eb44203191fa">clock</a>  </td><td class="memItemRight" valign="bottom"></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a52bffc13966ddfc557c3c3a2cece1d97">reset_n</a>  </td><td class="memItemRight" valign="bottom"></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a431adf2f23f5aaf563824a502920385e">reset_n</a>  </td><td class="memItemRight" valign="bottom"></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a8a67810353708d3652f619623692a545">An_address</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a8d14d4f6f8c5706382c7f69b9e372660">An_address</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a8e3deabb065d3e6aaaf647a83e7c84e9">An_input</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#ada61c344785639f1dff0853342ffc0e2">An_input</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#af97dfc643a2fa9ae191cb68acb23ea91">An_write_enable</a>  </td><td class="memItemRight" valign="bottom"></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a388c5aa2ed803d7f8fe0de1afc4ce0b3">An_write_enable</a>  </td><td class="memItemRight" valign="bottom"></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a3faa61795c758b3d444c082be9ac5758">Dn_address</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a452091de9055b5a8c4b3a24f832bbff4">Dn_address</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a87f20385b6a12cc8249588a492930b31">Dn_input</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a648512e0b41016edfe8de5136ddd1c06">Dn_input</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a04d4474459a5b178f532443990dc10ed">Dn_write_enable</a>  </td><td class="memItemRight" valign="bottom"></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#afca18b6c4dc049b6c423a8bec09d6d76">Dn_write_enable</a>  </td><td class="memItemRight" valign="bottom"></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#aa007104c0e9ef230ac07ad5b242ca8b5">Dn_size</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a71a1a19e94fca451263e5f59daf32bbc">Dn_size</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#ac8716768ab1d64ea847be358444da7ee">micro_pc</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">8</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a9d473ab60fc9c54280c725306fd4a60e">micro_pc</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">8</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td colspan="2"><h2><a name="Outputs"></a>
|
<tr><td colspan="2"><h2><a name="Outputs"></a>
|
Outputs</h2></td></tr>
|
Outputs</h2></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a806c8f12e4600aa02e87d61e072eb6e4">An_output</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#ad83e80e6d6181078383f523cd155b88d">An_output</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a736b71ba5d8851ef8e883408751c9380">usp</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#aa2114065af0aee3f968f55ab8d0cdd32">usp</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a2c906a8760a85b5370b8c7f56dc4e6f3">Dn_output</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a992b24ce3987b39fc0bd77a602b8501c">Dn_output</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#ad13be4dbb1d8afc5ea1f9b5e8bb80e3c">micro_data</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">87</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmemory__registers.html#a6b80d6fab3ba246fa01c780bd1754229">micro_data</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">87</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
<tr><td colspan="2"><h2><a name="Module Instances"></a>
|
<tr><td colspan="2"><h2><a name="Module Instances"></a>
|
Module Instances</h2></td></tr>
|
Module Instances</h2></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="classmemory__registers.html#a892186b1bfe856b1ddaf1d8b3a448f50">altsyncram::an_ram_inst</a> </b> </td><td class="memItemRight" valign="bottom"></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="classmemory__registers.html#a892186b1bfe856b1ddaf1d8b3a448f50">altsyncram::an_ram_inst</a> </b> </td><td class="memItemRight" valign="bottom"></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="classmemory__registers.html#a5b0f1fb5a259a06899ac6ac3b52835e0">altsyncram::dn_ram_inst</a> </b> </td><td class="memItemRight" valign="bottom"></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="classmemory__registers.html#a5b0f1fb5a259a06899ac6ac3b52835e0">altsyncram::dn_ram_inst</a> </b> </td><td class="memItemRight" valign="bottom"></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="classmemory__registers.html#afc54073a43b749eb1f1376c4b31cd1e3">altsyncram::micro_rom_inst</a> </b> </td><td class="memItemRight" valign="bottom"></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="classmemory__registers.html#afc54073a43b749eb1f1376c4b31cd1e3">altsyncram::micro_rom_inst</a> </b> </td><td class="memItemRight" valign="bottom"></td></tr>
|
<tr><td colspan="2"><h2><a name="Signals"></a>
|
<tr><td colspan="2"><h2><a name="Signals"></a>
|
Signals</h2></td></tr>
|
Signals</h2></td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b>  </td><td class="memItemRight" valign="bottom"><a class="el" href="classmemory__registers.html#a2d55f5fd1b27c45d04af9b19559c2ae9">An_ram_write_enable</a> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b>  </td><td class="memItemRight" valign="bottom"><a class="el" href="classmemory__registers.html#a6b262496d8e72511014d422843dc16cb">An_ram_write_enable</a> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td><td class="memItemRight" valign="bottom"><a class="el" href="classmemory__registers.html#a49af6a7e50d837d339f79765aa2b9ee7">An_ram_output</a> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td><td class="memItemRight" valign="bottom"><a class="el" href="classmemory__registers.html#a3d04ddf3e78cabbf0585da3688abb8b1">An_ram_output</a> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td><td class="memItemRight" valign="bottom"><a class="el" href="classmemory__registers.html#a6d1775137e4a2f6a96e0cf49b76dc524">dn_byteena</a> </td></tr>
|
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td><td class="memItemRight" valign="bottom"><a class="el" href="classmemory__registers.html#af880499b12dc0f4afad0fdf7500bc3bf">dn_byteena</a> </td></tr>
|
</table>
|
</table>
|
<hr/><a name="_details"></a><h2>Detailed Description</h2>
|
<hr/><a name="_details"></a><h2>Detailed Description</h2>
|
<p>Contains the microcode ROM and D0-D7, A0-A7 registers. </p>
|
<p>Contains the microcode ROM and D0-D7, A0-A7 registers. </p>
|
<p>The <a class="el" href="classmemory__registers.html" title="Contains the microcode ROM and D0-D7, A0-A7 registers.">memory_registers</a> module contains:</p>
|
<p>The <a class="el" href="classmemory__registers.html" title="Contains the microcode ROM and D0-D7, A0-A7 registers.">memory_registers</a> module contains:</p>
|
<ul>
|
<ul>
|
<li>data and address registers (D0-D7, A0-A7) implemented as an on-chip RAM.</li>
|
<li>data and address registers (D0-D7, A0-A7) implemented as an on-chip RAM.</li>
|
<li>the microcode implemented as an on-chip ROM.</li>
|
<li>the microcode implemented as an on-chip ROM.</li>
|
</ul>
|
</ul>
|
<p>Currently this module contains <em>altsyncram</em> instantiations from Altera Megafunction/LPM library. </p>
|
<p>Currently this module contains <em>altsyncram</em> instantiations from Altera Megafunction/LPM library. </p>
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02044">2044</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02059">2059</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<hr/><h2>Member Function Documentation</h2>
|
<hr/><h2>Member Function Documentation</h2>
|
<a class="anchor" id="a09281e3224878c570c81844785844fe0"></a><!-- doxytag: member="memory_registers::ALWAYS_29" ref="a09281e3224878c570c81844785844fe0" args="clock, reset_n" -->
|
<a class="anchor" id="a833db0d5eda614d712b846b259c0f4d3"></a><!-- doxytag: member="memory_registers::ALWAYS_30" ref="a833db0d5eda614d712b846b259c0f4d3" args="clock, reset_n" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_29 <td></td>
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_30 <td></td>
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classmemory__registers.html#a06690d046213efc68334643946af2b16">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classmemory__registers.html#a4d664c63ba14fa2b1664eb44203191fa">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
</tr>
|
</tr>
|
<tr>
|
<tr>
|
<td class="paramkey"></td>
|
<td class="paramkey"></td>
|
<td></td>
|
<td></td>
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classmemory__registers.html#a52bffc13966ddfc557c3c3a2cece1d97">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classmemory__registers.html#a431adf2f23f5aaf563824a502920385e">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
</tr>
|
</tr>
|
<code> [Always Construct]</code></td>
|
<code> [Always Construct]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02077">2077</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02092">2092</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<div class="fragment"><pre class="fragment">
|
<div class="fragment"><pre class="fragment">
|
<a name="l02077"></a>02077 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classmemory__registers.html#a06690d046213efc68334643946af2b16">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classmemory__registers.html#a52bffc13966ddfc557c3c3a2cece1d97">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
<a name="l02092"></a>02092 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classmemory__registers.html#a4d664c63ba14fa2b1664eb44203191fa">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classmemory__registers.html#a431adf2f23f5aaf563824a502920385e">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
<a name="l02078"></a>02078 <span class="vhdlkeyword">if</span>(<a class="code" href="classmemory__registers.html#a52bffc13966ddfc557c3c3a2cece1d97">reset_n</a> == <span class="vhdllogic">1'b0</span>) <a class="code" href="classmemory__registers.html#a736b71ba5d8851ef8e883408751c9380">usp</a> <= <span class="vhdllogic">32'd0</span>;
|
<a name="l02093"></a>02093 <span class="vhdlkeyword">if</span>(<a class="code" href="classmemory__registers.html#a431adf2f23f5aaf563824a502920385e">reset_n</a> == <span class="vhdllogic">1'b0</span>) <a class="code" href="classmemory__registers.html#aa2114065af0aee3f968f55ab8d0cdd32">usp</a> <= <span class="vhdllogic">32'd0</span>;
|
<a name="l02079"></a>02079 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classmemory__registers.html#a8a67810353708d3652f619623692a545">An_address</a> == <span class="vhdllogic">4'b0111</span> && <a class="code" href="classmemory__registers.html#af97dfc643a2fa9ae191cb68acb23ea91">An_write_enable</a>) <a class="code" href="classmemory__registers.html#a736b71ba5d8851ef8e883408751c9380">usp</a> <= <a class="code" href="classmemory__registers.html#a8e3deabb065d3e6aaaf647a83e7c84e9">An_input</a>;
|
<a name="l02094"></a>02094 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classmemory__registers.html#a8d14d4f6f8c5706382c7f69b9e372660">An_address</a> == <span class="vhdllogic">4'b0111</span> && <a class="code" href="classmemory__registers.html#a388c5aa2ed803d7f8fe0de1afc4ce0b3">An_write_enable</a>) <a class="code" href="classmemory__registers.html#aa2114065af0aee3f968f55ab8d0cdd32">usp</a> <= <a class="code" href="classmemory__registers.html#ada61c344785639f1dff0853342ffc0e2">An_input</a>;
|
<a name="l02080"></a>02080 <span class="vhdlkeyword">end</span>
|
<a name="l02095"></a>02095 <span class="vhdlkeyword">end</span>
|
</pre></div>
|
</pre></div>
|
</div>
|
</div>
|
</div>
|
</div>
|
<hr/><h2>Member Data Documentation</h2>
|
<hr/><h2>Member Data Documentation</h2>
|
<a class="anchor" id="a06690d046213efc68334643946af2b16"></a><!-- doxytag: member="memory_registers::clock" ref="a06690d046213efc68334643946af2b16" args="" -->
|
<a class="anchor" id="a4d664c63ba14fa2b1664eb44203191fa"></a><!-- doxytag: member="memory_registers::clock" ref="a4d664c63ba14fa2b1664eb44203191fa" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a06690d046213efc68334643946af2b16">clock</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a4d664c63ba14fa2b1664eb44203191fa">clock</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02045">2045</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02060">2060</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="a52bffc13966ddfc557c3c3a2cece1d97"></a><!-- doxytag: member="memory_registers::reset_n" ref="a52bffc13966ddfc557c3c3a2cece1d97" args="" -->
|
<a class="anchor" id="a431adf2f23f5aaf563824a502920385e"></a><!-- doxytag: member="memory_registers::reset_n" ref="a431adf2f23f5aaf563824a502920385e" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a52bffc13966ddfc557c3c3a2cece1d97">reset_n</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a431adf2f23f5aaf563824a502920385e">reset_n</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02046">2046</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02061">2061</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="a8a67810353708d3652f619623692a545"></a><!-- doxytag: member="memory_registers::An_address" ref="a8a67810353708d3652f619623692a545" args="" -->
|
<a class="anchor" id="a8d14d4f6f8c5706382c7f69b9e372660"></a><!-- doxytag: member="memory_registers::An_address" ref="a8d14d4f6f8c5706382c7f69b9e372660" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a8a67810353708d3652f619623692a545">An_address</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a8d14d4f6f8c5706382c7f69b9e372660">An_address</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02049">2049</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02064">2064</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="a8e3deabb065d3e6aaaf647a83e7c84e9"></a><!-- doxytag: member="memory_registers::An_input" ref="a8e3deabb065d3e6aaaf647a83e7c84e9" args="" -->
|
<a class="anchor" id="ada61c344785639f1dff0853342ffc0e2"></a><!-- doxytag: member="memory_registers::An_input" ref="ada61c344785639f1dff0853342ffc0e2" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a8e3deabb065d3e6aaaf647a83e7c84e9">An_input</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#ada61c344785639f1dff0853342ffc0e2">An_input</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02050">2050</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02065">2065</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="af97dfc643a2fa9ae191cb68acb23ea91"></a><!-- doxytag: member="memory_registers::An_write_enable" ref="af97dfc643a2fa9ae191cb68acb23ea91" args="" -->
|
<a class="anchor" id="a388c5aa2ed803d7f8fe0de1afc4ce0b3"></a><!-- doxytag: member="memory_registers::An_write_enable" ref="a388c5aa2ed803d7f8fe0de1afc4ce0b3" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#af97dfc643a2fa9ae191cb68acb23ea91">An_write_enable</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a388c5aa2ed803d7f8fe0de1afc4ce0b3">An_write_enable</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02051">2051</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02066">2066</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="a806c8f12e4600aa02e87d61e072eb6e4"></a><!-- doxytag: member="memory_registers::An_output" ref="a806c8f12e4600aa02e87d61e072eb6e4" args="" -->
|
<a class="anchor" id="ad83e80e6d6181078383f523cd155b88d"></a><!-- doxytag: member="memory_registers::An_output" ref="ad83e80e6d6181078383f523cd155b88d" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a806c8f12e4600aa02e87d61e072eb6e4">An_output</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#ad83e80e6d6181078383f523cd155b88d">An_output</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02052">2052</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02067">2067</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="a736b71ba5d8851ef8e883408751c9380"></a><!-- doxytag: member="memory_registers::usp" ref="a736b71ba5d8851ef8e883408751c9380" args="" -->
|
<a class="anchor" id="aa2114065af0aee3f968f55ab8d0cdd32"></a><!-- doxytag: member="memory_registers::usp" ref="aa2114065af0aee3f968f55ab8d0cdd32" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a736b71ba5d8851ef8e883408751c9380">usp</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#aa2114065af0aee3f968f55ab8d0cdd32">usp</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02054">2054</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02069">2069</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="a3faa61795c758b3d444c082be9ac5758"></a><!-- doxytag: member="memory_registers::Dn_address" ref="a3faa61795c758b3d444c082be9ac5758" args="" -->
|
<a class="anchor" id="a452091de9055b5a8c4b3a24f832bbff4"></a><!-- doxytag: member="memory_registers::Dn_address" ref="a452091de9055b5a8c4b3a24f832bbff4" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a3faa61795c758b3d444c082be9ac5758">Dn_address</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a452091de9055b5a8c4b3a24f832bbff4">Dn_address</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02056">2056</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02071">2071</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="a87f20385b6a12cc8249588a492930b31"></a><!-- doxytag: member="memory_registers::Dn_input" ref="a87f20385b6a12cc8249588a492930b31" args="" -->
|
<a class="anchor" id="a648512e0b41016edfe8de5136ddd1c06"></a><!-- doxytag: member="memory_registers::Dn_input" ref="a648512e0b41016edfe8de5136ddd1c06" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a87f20385b6a12cc8249588a492930b31">Dn_input</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a648512e0b41016edfe8de5136ddd1c06">Dn_input</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02057">2057</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02072">2072</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="a04d4474459a5b178f532443990dc10ed"></a><!-- doxytag: member="memory_registers::Dn_write_enable" ref="a04d4474459a5b178f532443990dc10ed" args="" -->
|
<a class="anchor" id="afca18b6c4dc049b6c423a8bec09d6d76"></a><!-- doxytag: member="memory_registers::Dn_write_enable" ref="afca18b6c4dc049b6c423a8bec09d6d76" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a04d4474459a5b178f532443990dc10ed">Dn_write_enable</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#afca18b6c4dc049b6c423a8bec09d6d76">Dn_write_enable</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02058">2058</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02073">2073</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="aa007104c0e9ef230ac07ad5b242ca8b5"></a><!-- doxytag: member="memory_registers::Dn_size" ref="aa007104c0e9ef230ac07ad5b242ca8b5" args="" -->
|
<a class="anchor" id="a71a1a19e94fca451263e5f59daf32bbc"></a><!-- doxytag: member="memory_registers::Dn_size" ref="a71a1a19e94fca451263e5f59daf32bbc" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#aa007104c0e9ef230ac07ad5b242ca8b5">Dn_size</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a71a1a19e94fca451263e5f59daf32bbc">Dn_size</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02060">2060</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02075">2075</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="a2c906a8760a85b5370b8c7f56dc4e6f3"></a><!-- doxytag: member="memory_registers::Dn_output" ref="a2c906a8760a85b5370b8c7f56dc4e6f3" args="" -->
|
<a class="anchor" id="a992b24ce3987b39fc0bd77a602b8501c"></a><!-- doxytag: member="memory_registers::Dn_output" ref="a992b24ce3987b39fc0bd77a602b8501c" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a2c906a8760a85b5370b8c7f56dc4e6f3">Dn_output</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a992b24ce3987b39fc0bd77a602b8501c">Dn_output</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02061">2061</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02076">2076</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="ac8716768ab1d64ea847be358444da7ee"></a><!-- doxytag: member="memory_registers::micro_pc" ref="ac8716768ab1d64ea847be358444da7ee" args="" -->
|
<a class="anchor" id="a9d473ab60fc9c54280c725306fd4a60e"></a><!-- doxytag: member="memory_registers::micro_pc" ref="a9d473ab60fc9c54280c725306fd4a60e" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#ac8716768ab1d64ea847be358444da7ee">micro_pc</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">8</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a9d473ab60fc9c54280c725306fd4a60e">micro_pc</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">8</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02063">2063</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02078">2078</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="ad13be4dbb1d8afc5ea1f9b5e8bb80e3c"></a><!-- doxytag: member="memory_registers::micro_data" ref="ad13be4dbb1d8afc5ea1f9b5e8bb80e3c" args="" -->
|
<a class="anchor" id="a6b80d6fab3ba246fa01c780bd1754229"></a><!-- doxytag: member="memory_registers::micro_data" ref="a6b80d6fab3ba246fa01c780bd1754229" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#ad13be4dbb1d8afc5ea1f9b5e8bb80e3c">micro_data</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">87</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a6b80d6fab3ba246fa01c780bd1754229">micro_data</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">87</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02064">2064</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02079">2079</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="a2d55f5fd1b27c45d04af9b19559c2ae9"></a><!-- doxytag: member="memory_registers::An_ram_write_enable" ref="a2d55f5fd1b27c45d04af9b19559c2ae9" args="wire" -->
|
<a class="anchor" id="a6b262496d8e72511014d422843dc16cb"></a><!-- doxytag: member="memory_registers::An_ram_write_enable" ref="a6b262496d8e72511014d422843dc16cb" args="wire" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a2d55f5fd1b27c45d04af9b19559c2ae9">An_ram_write_enable</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a6b262496d8e72511014d422843dc16cb">An_ram_write_enable</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02067">2067</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02082">2082</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="a49af6a7e50d837d339f79765aa2b9ee7"></a><!-- doxytag: member="memory_registers::An_ram_output" ref="a49af6a7e50d837d339f79765aa2b9ee7" args="wire[31:0]" -->
|
<a class="anchor" id="a3d04ddf3e78cabbf0585da3688abb8b1"></a><!-- doxytag: member="memory_registers::An_ram_output" ref="a3d04ddf3e78cabbf0585da3688abb8b1" args="wire[31:0]" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a49af6a7e50d837d339f79765aa2b9ee7">An_ram_output</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[31:0]]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a3d04ddf3e78cabbf0585da3688abb8b1">An_ram_output</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[31:0]]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02069">2069</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02084">2084</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="a6d1775137e4a2f6a96e0cf49b76dc524"></a><!-- doxytag: member="memory_registers::dn_byteena" ref="a6d1775137e4a2f6a96e0cf49b76dc524" args="wire[3:0]" -->
|
<a class="anchor" id="af880499b12dc0f4afad0fdf7500bc3bf"></a><!-- doxytag: member="memory_registers::dn_byteena" ref="af880499b12dc0f4afad0fdf7500bc3bf" args="wire[3:0]" -->
|
<div class="memitem">
|
<div class="memitem">
|
<div class="memproto">
|
<div class="memproto">
|
<table class="memname">
|
<table class="memname">
|
<tr>
|
<tr>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#a6d1775137e4a2f6a96e0cf49b76dc524">dn_byteena</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[3:0]]</code></td>
|
<td class="memname"><span class="stringliteral"><a class="el" href="classmemory__registers.html#af880499b12dc0f4afad0fdf7500bc3bf">dn_byteena</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[3:0]]</code></td>
|
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02072">2072</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02087">2087</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="afc54073a43b749eb1f1376c4b31cd1e3"></a><!-- doxytag: member="memory_registers::altsyncram" ref="afc54073a43b749eb1f1376c4b31cd1e3" args="" -->
|
<a class="anchor" id="afc54073a43b749eb1f1376c4b31cd1e3"></a><!-- doxytag: member="memory_registers::altsyncram" ref="afc54073a43b749eb1f1376c4b31cd1e3" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
| Line 387... |
Line 387... |
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02115">2115</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02130">2130</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="a5b0f1fb5a259a06899ac6ac3b52835e0"></a><!-- doxytag: member="memory_registers::altsyncram" ref="a5b0f1fb5a259a06899ac6ac3b52835e0" args="" -->
|
<a class="anchor" id="a5b0f1fb5a259a06899ac6ac3b52835e0"></a><!-- doxytag: member="memory_registers::altsyncram" ref="a5b0f1fb5a259a06899ac6ac3b52835e0" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
| Line 402... |
Line 402... |
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02099">2099</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02114">2114</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<a class="anchor" id="a892186b1bfe856b1ddaf1d8b3a448f50"></a><!-- doxytag: member="memory_registers::altsyncram" ref="a892186b1bfe856b1ddaf1d8b3a448f50" args="" -->
|
<a class="anchor" id="a892186b1bfe856b1ddaf1d8b3a448f50"></a><!-- doxytag: member="memory_registers::altsyncram" ref="a892186b1bfe856b1ddaf1d8b3a448f50" args="" -->
|
<div class="memitem">
|
<div class="memitem">
|
| Line 417... |
Line 417... |
</tr>
|
</tr>
|
</table>
|
</table>
|
</div>
|
</div>
|
<div class="memdoc">
|
<div class="memdoc">
|
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02083">2083</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02098">2098</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
|
|
</div>
|
</div>
|
</div>
|
</div>
|
<hr/>The documentation for this class was generated from the following file:<ul>
|
<hr/>The documentation for this class was generated from the following file:<ul>
|
<li><a class="el" href="ao68000_8v_source.html">ao68000.v</a></li>
|
<li><a class="el" href="ao68000_8v_source.html">ao68000.v</a></li>
|
</ul>
|
</ul>
|
</div>
|
</div>
|
<hr class="footer"/><address class="footer"><small>Generated on Sat Jan 15 2011 17:55:18 for ao68000 by 
|
<hr class="footer"/><address class="footer"><small>Generated on Sat Jan 15 2011 22:20:15 for ao68000 by 
|
<a href="http://www.doxygen.org/index.html">
|
<a href="http://www.doxygen.org/index.html">
|
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.2 </small></address>
|
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.2 </small></address>
|
</body>
|
</body>
|
</html>
|
</html>
|
|
|
No newline at end of file
|
No newline at end of file
|
