OpenCores
URL https://opencores.org/ocsvn/bustap-jtag/bustap-jtag/trunk

Subversion Repositories bustap-jtag

[/] [bustap-jtag/] [trunk/] [rtl/] [xilinx/] [coregen/] [scfifo.xco] - Diff between revs 18 and 20

Show entire file | Details | Blame | View Log

Rev 18 Rev 20
Line 1... Line 1...
##############################################################
##############################################################
#
#
# Xilinx Core Generator version 14.2
# Xilinx Core Generator version 14.3
# Date: Mon Nov 19 07:41:02 2012
# Date: Fri Feb 07 06:52:25 2014
#
#
##############################################################
##############################################################
#
#
#  This file contains the customisation parameters for a
#  This file contains the customisation parameters for a
#  Xilinx CORE Generator IP GUI. It is strongly recommended
#  Xilinx CORE Generator IP GUI. It is strongly recommended
Line 132... Line 132...
CSET inject_sbit_error_rach=false
CSET inject_sbit_error_rach=false
CSET inject_sbit_error_rdch=false
CSET inject_sbit_error_rdch=false
CSET inject_sbit_error_wach=false
CSET inject_sbit_error_wach=false
CSET inject_sbit_error_wdch=false
CSET inject_sbit_error_wdch=false
CSET inject_sbit_error_wrch=false
CSET inject_sbit_error_wrch=false
CSET input_data_width=82
CSET input_data_width=98
CSET input_depth=1024
CSET input_depth=1024
CSET input_depth_axis=1024
CSET input_depth_axis=1024
CSET input_depth_rach=16
CSET input_depth_rach=16
CSET input_depth_rdch=1024
CSET input_depth_rdch=1024
CSET input_depth_wach=16
CSET input_depth_wach=16
CSET input_depth_wdch=1024
CSET input_depth_wdch=1024
CSET input_depth_wrch=16
CSET input_depth_wrch=16
CSET interface_type=Native
CSET interface_type=Native
CSET output_data_width=82
CSET output_data_width=98
CSET output_depth=1024
CSET output_depth=1024
CSET overflow_flag=false
CSET overflow_flag=false
CSET overflow_flag_axi=false
CSET overflow_flag_axi=false
CSET overflow_sense=Active_High
CSET overflow_sense=Active_High
CSET overflow_sense_axi=Active_High
CSET overflow_sense_axi=Active_High
Line 208... Line 208...
# END Parameters
# END Parameters
# BEGIN Extra information
# BEGIN Extra information
MISC pkg_timestamp=2012-06-23T13:35:37Z
MISC pkg_timestamp=2012-06-23T13:35:37Z
# END Extra information
# END Extra information
GENERATE
GENERATE
# CRC: f059667d
# CRC: 5806f41a
# CRC: 5806f41a
# CRC: 5806f41a

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.