OpenCores
URL https://opencores.org/ocsvn/connect-6/connect-6/trunk

Subversion Repositories connect-6

[/] [connect-6/] [trunk/] [BUILD_SCC/] [scc_scripts/] [run_imp_window.tcl] - Diff between revs 4 and 7

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 4 Rev 7
Line 1... Line 1...
set SYNTH_SRC "synth_src"
set SYNTH_SRC "synth_src"
set_project_params -directory ./
set_project_params -directory ./
set_project_params -results myboard.txt
set_project_params -results myboard.txt
set_project_params -sources "${SYNTH_SRC}/connect6.cpp ${SYNTH_SRC}/connect6_synth.cpp ${SYNTH_SRC}/main.cpp ${SYNTH_SRC}/state.cpp ${SYNTH_SRC}/threats.cpp ${SYNTH_SRC}/util.cpp"
set_project_params -sources "${SYNTH_SRC}/connect6.cpp ${SYNTH_SRC}/connect6_synth.cpp ${SYNTH_SRC}/main.cpp ${SYNTH_SRC}/q.cpp  ${SYNTH_SRC}/state.cpp ${SYNTH_SRC}/threats.cpp ${SYNTH_SRC}/threat_line.cpp ${SYNTH_SRC}/util.cpp"
set_project_params -headers "${SYNTH_SRC}/connect6.h ${SYNTH_SRC}/connect6_synth.h ${SYNTH_SRC}/shared.h ${SYNTH_SRC}/threats.h ${SYNTH_SRC}/util.h"
set_project_params -headers "${SYNTH_SRC}/connect6.h ${SYNTH_SRC}/connect6_synth.h ${SYNTH_SRC}/q.hpp ${SYNTH_SRC}/shared.h ${SYNTH_SRC}/threats.h ${SYNTH_SRC}/util.h"
 
 
if [file exists imp_window] { delete_implementation imp_window }
if [file exists imp_window] { delete_implementation imp_window }
create_implementation imp_window
create_implementation imp_window
 
 
set_implementation_params -systemc_source no
set_implementation_params -systemc_source no
#set_implementation_params -memory_return_path_external_delay 0%
#set_implementation_params -memory_return_path_external_delay 0%
#set_implementation_params -memory_forward_path_external_delay 0%
#set_implementation_params -memory_forward_path_external_delay 0%
#set_implementation_params -instream_forward_path_external_delay 0%
#set_implementation_params -instream_forward_path_external_delay 0%
set_implementation_params -sccompiler_args "-DDONT_VERIFY_PPAID"
set_implementation_params -sccompiler_args "-DDONT_VERIFY_PPAID"
#set_implementation_params -outstream_return_path_external_delay 0%
#set_implementation_params -outstream_return_path_external_delay 0%
set_implementation_params -appfiles "${SYNTH_SRC}/state.cpp ${SYNTH_SRC}/threats.cpp"
set_implementation_params -appfiles "${SYNTH_SRC}/state.cpp ${SYNTH_SRC}/threat_line.cpp"
set_implementation_params -proc threat_window
set_implementation_params -proc threat_window
 
#set_implementation_params -task_ii 9
#set_implementation_params -memory_forward_boundary_register infer
#set_implementation_params -memory_forward_boundary_register infer
 
set_implementation_params -cppcompiler_args "-g -DPICO_SYNTH -fpermissive"
set_implementation_params -techlib altera-cyclone3
set_implementation_params -techlib altera-cyclone3
#set_implementation_params -memory_return_boundary_register infer
#set_implementation_params -memory_return_boundary_register infer
set_implementation_params -cexec_args "-port /dev/ttyS0 -player L"
set_implementation_params -cexec_args "-port /dev/ttyS0 -player L"
set_implementation_params -host_memory_access never,,,
set_implementation_params -host_memory_access never,,,
set_implementation_params -device ep3c25-ea144-7
set_implementation_params -device ep3c25-ea144-7
Line 26... Line 28...
#set_implementation_params -outstream_forward_path_external_delay 0%
#set_implementation_params -outstream_forward_path_external_delay 0%
set_implementation_params -build_tcab yes
set_implementation_params -build_tcab yes
set_implementation_params -reset_data_registers yes
set_implementation_params -reset_data_registers yes
#set_implementation_params -instream_return_path_external_delay 0%
#set_implementation_params -instream_return_path_external_delay 0%
set_implementation_params -clock_freq 100
set_implementation_params -clock_freq 100
 
set_implementation_params -task_overlap infer
#set_implementation_params -allow_latency_violation no
#set_implementation_params -allow_latency_violation no
#set_implementation_params -user_supplied_fpga_memory_read_write_ports separate
#set_implementation_params -user_supplied_fpga_memory_read_write_ports separate
#set_implementation_params -internal_blockram_memory_read_write_ports separate
#set_implementation_params -internal_blockram_memory_read_write_ports separate
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.