OpenCores
URL https://opencores.org/ocsvn/csa/csa/trunk

Subversion Repositories csa

[/] [csa/] [trunk/] [rtl/] [stream_byte.v] - Diff between revs 40 and 44

Show entire file | Details | Blame | View Log

Rev 40 Rev 44
Line 47... Line 47...
wire [3     :0] X1;
wire [3     :0] X1;
wire [3     :0] Y1;
wire [3     :0] Y1;
wire [3     :0] Z1;
wire [3     :0] Z1;
wire            p1;
wire            p1;
wire            q1;
wire            q1;
 
wire            r1;
 
 
wire [10*4-1:0] A2;
wire [10*4-1:0] A2;
wire [10*4-1:0] B2;
wire [10*4-1:0] B2;
wire [3     :0] D2;
wire [3     :0] D2;
wire [3     :0] E2;
wire [3     :0] E2;
Line 58... Line 59...
wire [3     :0] X2;
wire [3     :0] X2;
wire [3     :0] Y2;
wire [3     :0] Y2;
wire [3     :0] Z2;
wire [3     :0] Z2;
wire            p2;
wire            p2;
wire            q2;
wire            q2;
 
wire            r2;
 
 
wire [10*4-1:0] A3;
wire [10*4-1:0] A3;
wire [10*4-1:0] B3;
wire [10*4-1:0] B3;
wire [3     :0] D3;
wire [3     :0] D3;
wire [3     :0] E3;
wire [3     :0] E3;
Line 69... Line 71...
wire [3     :0] X3;
wire [3     :0] X3;
wire [3     :0] Y3;
wire [3     :0] Y3;
wire [3     :0] Z3;
wire [3     :0] Z3;
wire            p3;
wire            p3;
wire            q3;
wire            q3;
 
wire            r3;
 
 
wire [7     :0] _op;
wire [7     :0] _op;
 
 
wire [3     :0] in1;
wire [3     :0] in1;
wire [3     :0] in2;
wire [3     :0] in2;
 
 
assign in1 = sb[7:4];
assign in1 = sb[7:4];
assign in2 = sb[3:0];
assign in2 = sb[3:0];
 
 
stream_iteration  b1 (
stream_iteration  stream_iteration1 (
                         .init(init)
                         .init(init)
                        ,.in1 (in2)
                        ,.in1 (in2)
                        ,.in2 (in1)
                        ,.in2 (in1)
                        ,.Ai  (Ai)
                        ,.Ai  (Ai)
                        ,.Bi  (Bi)
                        ,.Bi  (Bi)
Line 106... Line 110...
                        ,.qo  (q1)
                        ,.qo  (q1)
                        ,.ro  (r1)
                        ,.ro  (r1)
                        ,.op  (_op[7:6])
                        ,.op  (_op[7:6])
                        );
                        );
 
 
stream_iteration  b2 (
stream_iteration  stream_iteration2 (
                         .init(init)
                         .init(init)
                        ,.in1 (in1)
                        ,.in1 (in1)
                        ,.in2 (in2)
                        ,.in2 (in2)
                        ,.Ai  (A1)
                        ,.Ai  (A1)
                        ,.Bi  (B1)
                        ,.Bi  (B1)
Line 135... Line 139...
                        ,.qo  (q2)
                        ,.qo  (q2)
                        ,.ro  (r2)
                        ,.ro  (r2)
                        ,.op  (_op[5:4])
                        ,.op  (_op[5:4])
                        );
                        );
 
 
stream_iteration  b3 (
stream_iteration  stream_iteration3 (
                         .init(init)
                         .init(init)
                        ,.in1 (in2)
                        ,.in1 (in2)
                        ,.in2 (in1)
                        ,.in2 (in1)
                        ,.Ai  (A2)
                        ,.Ai  (A2)
                        ,.Bi  (B2)
                        ,.Bi  (B2)
Line 164... Line 168...
                        ,.qo  (q3)
                        ,.qo  (q3)
                        ,.ro  (r3)
                        ,.ro  (r3)
                        ,.op  (_op[3:2])
                        ,.op  (_op[3:2])
                        );
                        );
 
 
stream_iteration  b4 (
stream_iteration  stream_iteration4 (
                         .init(init)
                         .init(init)
                        ,.in1 (in1)
                        ,.in1 (in1)
                        ,.in2 (in2)
                        ,.in2 (in2)
                        ,.Ai  (A3)
                        ,.Ai  (A3)
                        ,.Bi  (B3)
                        ,.Bi  (B3)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.