OpenCores
URL https://opencores.org/ocsvn/fpuvhdl/fpuvhdl/trunk

Subversion Repositories fpuvhdl

[/] [fpuvhdl/] [trunk/] [fpuvhdl/] [multiplier/] [fpmul_pipeline.vhd] - Diff between revs 3 and 4

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 3 Rev 4
Line 40... Line 40... 
 
 
 
 
LIBRARY ieee;
 
LIBRARY ieee;
 
USE ieee.std_logic_1164.all;
 
USE ieee.std_logic_1164.all;
 
USE ieee.std_logic_arith.all;
 
USE ieee.std_logic_arith.all;
 
 
 
 
 
LIBRARY HAVOC;
 
 
 
 
 
 
 
ARCHITECTURE pipeline OF FPmul IS
 
ARCHITECTURE pipeline OF FPmul IS
 
 
 
 
 
   -- Architecture declarations
 
   -- Architecture declarations
 
 
 
 
 
   -- Internal signal declarations
 
   -- Internal signal declarations
Line 148... Line 146... 
   );
 
   );
 
   END COMPONENT;
 
   END COMPONENT;
 
 
 
 
 
   -- Optional embedded configurations
 
   -- Optional embedded configurations
 
   -- pragma synthesis_off
 
   -- pragma synthesis_off
 
   FOR ALL : FPmul_stage1 USE ENTITY HAVOC.FPmul_stage1;
 
   FOR ALL : FPmul_stage1 USE ENTITY work.FPmul_stage1;
 
   FOR ALL : FPmul_stage2 USE ENTITY HAVOC.FPmul_stage2;
 
   FOR ALL : FPmul_stage2 USE ENTITY work.FPmul_stage2;
 
   FOR ALL : FPmul_stage3 USE ENTITY HAVOC.FPmul_stage3;
 
   FOR ALL : FPmul_stage3 USE ENTITY work.FPmul_stage3;
 
   FOR ALL : FPmul_stage4 USE ENTITY HAVOC.FPmul_stage4;
 
   FOR ALL : FPmul_stage4 USE ENTITY work.FPmul_stage4;
 
   -- pragma synthesis_on
 
   -- pragma synthesis_on
 
 
 
 
 
 
 
 
 
BEGIN
 
BEGIN
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.