OpenCores
URL https://opencores.org/ocsvn/hf-risc/hf-risc/trunk

Subversion Repositories hf-risc

[/] [hf-risc/] [trunk/] [software/] [include/] [hf-risc.h] - Diff between revs 13 and 20

Show entire file | Details | Blame | View Log

Rev 13 Rev 20
Line 40... Line 40...
#define EXTIO_DIR                       (*(volatile uint32_t *)(PERIPHERALS_BASE + 0x0a0))
#define EXTIO_DIR                       (*(volatile uint32_t *)(PERIPHERALS_BASE + 0x0a0))
#define DEBUG_ADDR                      (*(volatile uint32_t *)(PERIPHERALS_BASE + 0x0d0))
#define DEBUG_ADDR                      (*(volatile uint32_t *)(PERIPHERALS_BASE + 0x0d0))
#define UART                            (*(volatile uint32_t *)(PERIPHERALS_BASE + 0x0e0))
#define UART                            (*(volatile uint32_t *)(PERIPHERALS_BASE + 0x0e0))
#define UART_DIVISOR                    (*(volatile uint32_t *)(PERIPHERALS_BASE + 0x0f0))
#define UART_DIVISOR                    (*(volatile uint32_t *)(PERIPHERALS_BASE + 0x0f0))
 
 
#define IRQ_COUNTER                     0x0001
#define IRQ_COUNTER                     0x00000001
#define IRQ_COUNTER_NOT                 0x0002
#define IRQ_COUNTER_NOT                 0x00000002
#define IRQ_COUNTER2                    0x0004
#define IRQ_COUNTER2                    0x00000004
#define IRQ_COUNTER2_NOT                0x0008
#define IRQ_COUNTER2_NOT                0x00000008
#define IRQ_COMPARE                     0x0010
#define IRQ_COMPARE                     0x00000010
#define IRQ_COMPARE2                    0x0020
#define IRQ_COMPARE2                    0x00000020
#define IRQ_UART_READ_AVAILABLE         0x0040
#define IRQ_UART_READ_AVAILABLE         0x00000040
#define IRQ_UART_WRITE_AVAILABLE        0x0080
#define IRQ_UART_WRITE_AVAILABLE        0x00000080
 
 
#define EXT_IRQ0                        0x0100
#define EXT_IRQ0                        0x00010000
#define EXT_IRQ1                        0x0200
#define EXT_IRQ1                        0x00020000
#define EXT_IRQ2                        0x0400
#define EXT_IRQ2                        0x00040000
#define EXT_IRQ3                        0x0800
#define EXT_IRQ3                        0x00080000
#define EXT_IRQ4                        0x1000
#define EXT_IRQ4                        0x00100000
#define EXT_IRQ5                        0x2000
#define EXT_IRQ5                        0x00200000
#define EXT_IRQ6                        0x4000
#define EXT_IRQ6                        0x00400000
#define EXT_IRQ7                        0x8000
#define EXT_IRQ7                        0x00800000
 
#define EXT_IRQ0_NOT                    0x01000000
 
#define EXT_IRQ1_NOT                    0x02000000
 
#define EXT_IRQ2_NOT                    0x04000000
 
#define EXT_IRQ3_NOT                    0x08000000
 
#define EXT_IRQ4_NOT                    0x10000000
 
#define EXT_IRQ5_NOT                    0x20000000
 
#define EXT_IRQ6_NOT                    0x40000000
 
#define EXT_IRQ7_NOT                    0x80000000
 
 
#define PERIPHERALS_BASE_EXT            0xf8000000
#define PERIPHERALS_BASE_EXT            0xf8000000
#define XTEA_BASE                       0xfa000000
#define XTEA_BASE                       0xfa000000
#define XTEA_CONTROL                    (*(volatile uint32_t *)(XTEA_BASE + 0x000))
#define XTEA_CONTROL                    (*(volatile uint32_t *)(XTEA_BASE + 0x000))
#define XTEA_KEY0                       (*(volatile uint32_t *)(XTEA_BASE + 0x010))
#define XTEA_KEY0                       (*(volatile uint32_t *)(XTEA_BASE + 0x010))

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.