OpenCores
URL https://opencores.org/ocsvn/iso7816_3_master/iso7816_3_master/trunk

Subversion Repositories iso7816_3_master

[/] [iso7816_3_master/] [trunk/] [sources/] [Uart.v] - Diff between revs 15 and 18

Show entire file | Details | Blame | View Log

Rev 15 Rev 18
Line 1... Line 1...
/*
/*
Author: Sebastien Riou (acapola)
Author: Sebastien Riou (acapola)
Creation date: 23:57:02 08/31/2010
Creation date: 23:57:02 08/31/2010
 
 
$LastChangedDate: 2011-02-13 16:20:10 +0100 (Sun, 13 Feb 2011) $
$LastChangedDate: 2011-03-07 14:17:52 +0100 (Mon, 07 Mar 2011) $
$LastChangedBy: acapola $
$LastChangedBy: acapola $
$LastChangedRevision: 15 $
$LastChangedRevision: 18 $
$HeadURL: file:///svn/iso7816_3_master/iso7816_3_master/trunk/sources/Uart.v $
$HeadURL: file:///svn/iso7816_3_master/iso7816_3_master/trunk/sources/Uart.v $
 
 
This file is under the BSD licence:
This file is under the BSD licence:
Copyright (c) 2011, Sebastien Riou
Copyright (c) 2011, Sebastien Riou
 
 
Line 86... Line 86...
reg safeStopBit2;
reg safeStopBit2;
reg safeOddParity;
reg safeOddParity;
reg safeMsbFirst;
reg safeMsbFirst;
always @(posedge clk, negedge nReset) begin
always @(posedge clk, negedge nReset) begin
        if(~nReset) begin
        if(~nReset) begin
                safeClocksPerBit<=clocksPerBit;
                /*safeClocksPerBit<=clocksPerBit;
                safeStopBit2<=stopBit2;
                safeStopBit2<=stopBit2;
                safeOddParity<=oddParity;
                safeOddParity<=oddParity;
                safeMsbFirst<=msbFirst;
                safeMsbFirst<=msbFirst;*/
 
                safeClocksPerBit<={CLOCK_PER_BIT_WIDTH{1'b0}};
 
                safeStopBit2<=1'b0;
 
                safeOddParity<=1'b0;
 
                safeMsbFirst<=1'b0;
        end else if(endOfRx|endOfTx|~(rxRun|rxStartBit|txRun)) begin
        end else if(endOfRx|endOfTx|~(rxRun|rxStartBit|txRun)) begin
                safeClocksPerBit<=clocksPerBit;
                safeClocksPerBit<=clocksPerBit;
                safeStopBit2<=stopBit2;
                safeStopBit2<=stopBit2;
                safeOddParity<=oddParity;
                safeOddParity<=oddParity;
                safeMsbFirst<=msbFirst;
                safeMsbFirst<=msbFirst;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.