OpenCores
URL https://opencores.org/ocsvn/light52/light52/trunk

Subversion Repositories light52

[/] [light52/] [trunk/] [test/] [cpu_test/] [src/] [tb51_cpu.a51] - Diff between revs 3 and 13

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 3 Rev 13
Line 95... Line 95...
        ;mov     SCON,#52h           ; 8/N/1, TI enabled
        ;mov     SCON,#52h           ; 8/N/1, TI enabled
 
 
        ; Clear failure flag
        ; Clear failure flag
        mov     fail,#000h
        mov     fail,#000h
 
 
 
 
        ;-- Test series A ------------------------------------------------------
        ;-- Test series A ------------------------------------------------------
        ; Test the basic opcodes needed in later tests:
        ; Test the basic opcodes needed in later tests:
        ; a.- Serial port initialization is OK
        ; a.- Serial port initialization is OK
        ; a.- Bootstrap instructions work as used
        ; a.- Bootstrap instructions work as used
        ; b.-  (small positive rel only)
        ; b.-  (small positive rel only)
Line 1168... Line 1167...
        jz      error_loc           ; Break loop after nloops iterations
        jz      error_loc           ; Break loop after nloops iterations
        djnz    dst,tk_ma0          ; Test DJNZ instruction
        djnz    dst,tk_ma0          ; Test DJNZ instruction
        cjne    a,#001,error_loc    ; Verify number of iterations is ok
        cjne    a,#001,error_loc    ; Verify number of iterations is ok
        endm
        endm
 
 
        tk_ma   dir0,tk_a0          ; 
        tk_ma   dir0,tk_a0          ;  with IRAM operand
 
        tk_ma   B,tk_a0             ;  with SFR operand
 
 
        eot     'a',tk_a0
        eot     'a',tk_a0
 
 
        tk_ma   r0,tk_b0            ; 
        tk_ma   r0,tk_b0            ; 
        tk_ma   r1,tk_b0
        tk_ma   r1,tk_b0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.