OpenCores
URL https://opencores.org/ocsvn/mips32r1/mips32r1/trunk

Subversion Repositories mips32r1

[/] [mips32r1/] [trunk/] [Hardware/] [XUPV5-LX110T_SoC/] [MIPS32-Pipelined-Hw/] [src/] [MIPS32/] [Processor.v] - Diff between revs 3 and 7

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 3 Rev 7
Line 6... Line 6...
 *
 *
 * Modification History:
 * Modification History:
 *   Rev   Date         Initials  Description of Change
 *   Rev   Date         Initials  Description of Change
 *   1.0   23-Jul-2011  GEA       Initial design.
 *   1.0   23-Jul-2011  GEA       Initial design.
 *   2.0   26-May-2012  GEA       Release version with CP0.
 *   2.0   26-May-2012  GEA       Release version with CP0.
 
 *   2.01   1-Nov-2012  GEA       Fixed issue with Jal.
 *
 *
 * Standards/Formatting:
 * Standards/Formatting:
 *   Verilog 2001, 4 soft tab, wide column.
 *   Verilog 2001, 4 soft tab, wide column.
 *
 *
 * Description:
 * Description:
Line 382... Line 383...
    Mux4 #(.WIDTH(32)) IDRsFwd_Mux (
    Mux4 #(.WIDTH(32)) IDRsFwd_Mux (
        .sel  (ID_RsFwdSel),
        .sel  (ID_RsFwdSel),
        .in0  (ID_ReadData1_RF),
        .in0  (ID_ReadData1_RF),
        .in1  (M_ALUResult),
        .in1  (M_ALUResult),
        .in2  (WB_WriteData),
        .in2  (WB_WriteData),
        .in3  (ID_PCAdd4),
        .in3  (32'hxxxxxxxx),
        .out  (ID_ReadData1_End)
        .out  (ID_ReadData1_End)
    );
    );
 
 
    /*** ID Rt Forwarding/CP0 Mfc0 Mux ***/
    /*** ID Rt Forwarding/CP0 Mfc0 Mux ***/
    Mux4 #(.WIDTH(32)) IDRtFwd_Mux (
    Mux4 #(.WIDTH(32)) IDRtFwd_Mux (
Line 497... Line 498...
    Mux4 #(.WIDTH(32)) EXRsFwd_Mux (
    Mux4 #(.WIDTH(32)) EXRsFwd_Mux (
        .sel  (EX_RsFwdSel),
        .sel  (EX_RsFwdSel),
        .in0  (EX_ReadData1_PR),
        .in0  (EX_ReadData1_PR),
        .in1  (M_ALUResult),
        .in1  (M_ALUResult),
        .in2  (WB_WriteData),
        .in2  (WB_WriteData),
        .in3  (32'hxxxxxxxx),
        .in3  (EX_RestartPC),
        .out  (EX_ReadData1_Fwd)
        .out  (EX_ReadData1_Fwd)
    );
    );
 
 
    /*** EX Rt Forwarding / Link Mux ***/
    /*** EX Rt Forwarding / Link Mux ***/
    Mux4 #(.WIDTH(32)) EXRtFwdLnk_Mux (
    Mux4 #(.WIDTH(32)) EXRtFwdLnk_Mux (
        .sel  (EX_RtFwdSel),
        .sel  (EX_RtFwdSel),
        .in0  (EX_ReadData2_PR),
        .in0  (EX_ReadData2_PR),
        .in1  (M_ALUResult),
        .in1  (M_ALUResult),
        .in2  (WB_WriteData),
        .in2  (WB_WriteData),
        .in3  (32'h00000004),
        .in3  (32'h00000008),
        .out  (EX_ReadData2_Fwd)
        .out  (EX_ReadData2_Fwd)
    );
    );
 
 
    /*** EX ALU Immediate Mux ***/
    /*** EX ALU Immediate Mux ***/
    Mux2 #(.WIDTH(32)) EXALUImm_Mux (
    Mux2 #(.WIDTH(32)) EXALUImm_Mux (

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.