OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [docs/] [datasheet/] [soc_wishbone.adoc] - Diff between revs 69 and 70

Show entire file | Details | Blame | View Log

Rev 69 Rev 70
Line 40... Line 40...
. it does not target the internal instruction memory IMEM (if implemented at all)
. it does not target the internal instruction memory IMEM (if implemented at all)
. **and** it does not target the internal data memory DMEM (if implemented at all)
. **and** it does not target the internal data memory DMEM (if implemented at all)
. **and** it does not target the internal bootloader ROM or any of the IO devices - regardless if one or more of these components are
. **and** it does not target the internal bootloader ROM or any of the IO devices - regardless if one or more of these components are
actually implemented or not.
actually implemented or not.
 
 
 
[NOTE]
 
If the Execute In Place module (XIP) is implemented accesses map to this module are not forwarded to the
 
external memory interface. See section <<_execute_in_place_module_xip>> for more information.
 
 
[TIP]
[TIP]
See section <<_address_space>> for more information.
See section <<_address_space>> for more information.
 
 
 
 
**Wishbone Bus Protocol**
**Wishbone Bus Protocol**

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.