URL
https://opencores.org/ocsvn/neorv32/neorv32/trunk
[/] [neorv32/] [trunk/] [rtl/] [core/] [neorv32_uart.vhd] - Diff between revs 60 and 62
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 60 |
Rev 62 |
| Line 64... |
Line 64... |
use neorv32.neorv32_package.all;
|
use neorv32.neorv32_package.all;
|
use std.textio.all; -- obviously only for simulation
|
use std.textio.all; -- obviously only for simulation
|
|
|
entity neorv32_uart is
|
entity neorv32_uart is
|
generic (
|
generic (
|
UART_PRIMARY : boolean := true -- true = primary UART (UART0), false = secondary UART (UART1)
|
UART_PRIMARY : boolean -- true = primary UART (UART0), false = secondary UART (UART1)
|
);
|
);
|
port (
|
port (
|
-- host access --
|
-- host access --
|
clk_i : in std_ulogic; -- global clock line
|
clk_i : in std_ulogic; -- global clock line
|
addr_i : in std_ulogic_vector(31 downto 0); -- address
|
addr_i : in std_ulogic_vector(31 downto 0); -- address
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
