URL
https://opencores.org/ocsvn/neorv32/neorv32/trunk
[/] [neorv32/] [trunk/] [sim/] [neorv32_tb.vhd] - Diff between revs 61 and 62
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 61 |
Rev 62 |
| Line 554... |
Line 554... |
|
|
generate_ext_imem_false:
|
generate_ext_imem_false:
|
if (ext_imem_c = false) generate
|
if (ext_imem_c = false) generate
|
wb_mem_a.rdata <= (others => '0');
|
wb_mem_a.rdata <= (others => '0');
|
wb_mem_a.ack <= '0';
|
wb_mem_a.ack <= '0';
|
|
wb_mem_a.err <= '0';
|
end generate;
|
end generate;
|
|
|
|
|
-- Wishbone Memory B (simulated external DMEM) --------------------------------------------
|
-- Wishbone Memory B (simulated external DMEM) --------------------------------------------
|
-- -------------------------------------------------------------------------------------------
|
-- -------------------------------------------------------------------------------------------
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
