OpenCores
URL https://opencores.org/ocsvn/numbert_sort_device/numbert_sort_device/trunk

Subversion Repositories numbert_sort_device

[/] [numbert_sort_device/] [trunk/] [test_vga.v] - Diff between revs 2 and 4

Show entire file | Details | Blame | View Log

Rev 2 Rev 4
Line 52... Line 52...
                                                                .tumblers( iColor_SW ), .endFrame(endFrame3),
                                                                .tumblers( iColor_SW ), .endFrame(endFrame3),
                                                                .dbg_val(_)
                                                                .dbg_val(_)
                                                        );
                                                        );
 
 
 
 
 
 
wire [7:0] mp_test_out;
wire [7:0] mp_test_out;
 
 
assign dbg_val= iColor_SW[7] ? dbg_val_i:chrono;
assign dbg_val= iColor_SW[7] ? dbg_val_i:chrono;
 
 
always@(posedge iVGA_CLK or negedge iRST_n)
always@(posedge iVGA_CLK or negedge iRST_n)
Line 138... Line 139...
 
 
//      tumblers[4] ? increasing order : decreasing order
//      tumblers[4] ? increasing order : decreasing order
  wire [HBIT:0] _data_in= tumblers[4] ? -1-data_in : data_in;
  wire [HBIT:0] _data_in= tumblers[4] ? -1-data_in : data_in;
  Sorting_Tree #(HBIT,R_SZ) ctree ( clk, ~cell_clk, is_input, _data_in, _d_out_3        );
  Sorting_Tree #(HBIT,R_SZ) ctree ( clk, ~cell_clk, is_input, _data_in, _d_out_3        );
  wire [HBIT:0] d_out_3 = tumblers[4] ? -1-_d_out_3  : _d_out_3;
  wire [HBIT:0] d_out_3 = tumblers[4] ? -1-_d_out_3  : _d_out_3;
  Sorting_Tree #(HBIT,R_SZ) cstack ( clk, ~cell_clk, is_input, _data_in, _data_out      );
  Sorting_Stack #(HBIT,R_SZ) cstack ( clk, ~cell_clk, is_input, _data_in, _data_out     );
  wire [HBIT:0] data_out= tumblers[4] ? -1-_data_out : _data_out;
  wire [HBIT:0] data_out= tumblers[4] ? -1-_data_out : _data_out;
 
 
reg [11:0]count;
reg [11:0]count;
wire is_input= !cell_rst && count<R_SZ;
wire is_input= !cell_rst && count<R_SZ;
wire is_enable=!cell_rst && count<R_SZ*2;
wire is_enable=!cell_rst && count<R_SZ*2;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.