URL
https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk
[/] [oms8051mini/] [trunk/] [rtl/] [8051/] [oc8051_ram_top.v] - Diff between revs 25 and 36
Show entire file |
Details |
Blame |
View Log
| Rev 25 |
Rev 36 |
| Line 165... |
Line 165... |
`endif
|
`endif
|
);
|
);
|
|
|
always @(posedge clk or negedge resetn)
|
always @(posedge clk or negedge resetn)
|
if (resetn == 1'b0) begin
|
if (resetn == 1'b0) begin
|
bit_addr_r <= #1 1'b0;
|
bit_addr_r <= 1'b0;
|
bit_select <= #1 3'b0;
|
bit_select <= 3'b0;
|
end else begin
|
end else begin
|
bit_addr_r <= #1 bit_addr;
|
bit_addr_r <= bit_addr;
|
bit_select <= #1 rd_addr[2:0];
|
bit_select <= rd_addr[2:0];
|
end
|
end
|
|
|
|
|
always @(posedge clk or negedge resetn)
|
always @(posedge clk or negedge resetn)
|
if (resetn == 1'b0) begin
|
if (resetn == 1'b0) begin
|
rd_en_r <= #1 1'b0;
|
rd_en_r <= 1'b0;
|
wr_data_r <= #1 8'h0;
|
wr_data_r <= 8'h0;
|
end else begin
|
end else begin
|
rd_en_r <= #1 rd_en;
|
rd_en_r <= rd_en;
|
wr_data_r <= #1 wr_data_m;
|
wr_data_r <= wr_data_m;
|
end
|
end
|
|
|
|
|
always @(rd_addr or bit_addr)
|
always @(rd_addr or bit_addr)
|
casex ( {bit_addr, rd_addr[7]} ) // synopsys full_case parallel_case
|
casex ( {bit_addr, rd_addr[7]} ) // synopsys full_case parallel_case
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.