OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk/] [rtl/] [8051/] [oc8051_top.v] - Diff between revs 11 and 18

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 11 Rev 18
Line 13... Line 13...
////                                                              ////
////                                                              ////
////  Author(s):                                                  ////
////  Author(s):                                                  ////
////      - Simon Teran, simont@opencores.org                     ////
////      - Simon Teran, simont@opencores.org                     ////
////      - Dinesh Annayya, dinesha@opencores.org                 ////
////      - Dinesh Annayya, dinesha@opencores.org                 ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//     v0.0 - Dinesh A, 8th Dec 2016
////   v0.0 - Dinesh A, 8th Dec 2016
//          1. External ROM Interface Removed
////        1. External ROM Interface Removed
////                                                              ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
////                                                              ////
////                                                              ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
////                                                              ////
////                                                              ////
Line 341... Line 341...
            bit_addr_o,
            bit_addr_o,
            wait_data;
            wait_data;
 
 
//
//
// cpu to cache/wb_interface
// cpu to cache/wb_interface
wire        iack_i,
 
            istb_o,
 
            icyc_o;
 
wire [31:0] idat_i;
 
wire [15:0] iadr_o;
wire [15:0] iadr_o;
 
 
 
 
//
//
// decoder
// decoder
Line 515... Line 511...
          .bank               (bank_sel           )
          .bank               (bank_sel           )
 );
 );
 
 
 
 
 
 
assign icyc_o = istb_o;
 
//
//
//
//
oc8051_memory_interface oc8051_memory_interface1(
oc8051_memory_interface oc8051_memory_interface1(
          .clk                (wb_clk_i           ),
          .clk                (wb_clk_i           ),
          .rst                (wb_rst_i           ),
          .rst                (wb_rst_i           ),
Line 541... Line 536...
          .sfr_bit            (sfr_bit            ),
          .sfr_bit            (sfr_bit            ),
          .bit_out            (bit_out            ),
          .bit_out            (bit_out            ),
          .iram_out           (ram_out            ),
          .iram_out           (ram_out            ),
 
 
// external instrauction rom
// external instrauction rom
          .iack_i             (iack_i             ),
 
          .iadr_o             (iadr_o             ),
          .iadr_o             (iadr_o             ),
          .idat_i             (idat_i             ),
 
          .istb_o             (istb_o             ),
 
 
 
// internal instruction rom
// internal instruction rom
          .idat_onchip        (idat_onchip        ),
          .idat_onchip        (idat_onchip        ),
 
 
// data memory
// data memory
Line 692... Line 684...
  `ifdef OC8051_BIST
  `ifdef OC8051_BIST
       assign scanb_soi=scanb_si;
       assign scanb_soi=scanb_si;
  `endif
  `endif
 
 
 
 
    // EXTERNAL ROM OPTION is removed
 
    assign idat_i    = 'h0 ;
 
    assign iack_i    = 'h0 ;
 
 
 
  `ifdef OC8051_SIMULATION
  `ifdef OC8051_SIMULATION
 
 
    initial
    initial
    begin
    begin

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.