URL
https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk
[/] [oms8051mini/] [trunk/] [rtl/] [core/] [digital_core.v] - Diff between revs 19 and 25
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 19 |
Rev 25 |
| Line 227... |
Line 227... |
. fastsim_mode (fastsim_mode ),
|
. fastsim_mode (fastsim_mode ),
|
. mastermode (mastermode ),
|
. mastermode (mastermode ),
|
. xtal_clk (xtal_clk ),
|
. xtal_clk (xtal_clk ),
|
. clkout (clkout ),
|
. clkout (clkout ),
|
. gen_resetn (gen_resetn ),
|
. gen_resetn (gen_resetn ),
|
. risc_reset (risc_reset ),
|
. risc_resetn (risc_resetn ),
|
. app_clk (app_clk ),
|
. app_clk (app_clk ),
|
. uart_ref_clk (uart_clk_16x )
|
. uart_ref_clk (uart_clk_16x )
|
|
|
);
|
);
|
|
|
| Line 440... |
Line 440... |
);
|
);
|
|
|
|
|
|
|
oc8051_top u_8051_core (
|
oc8051_top u_8051_core (
|
. wb_rst_i (risc_reset ),
|
. resetn (risc_resetn ),
|
. wb_clk_i (app_clk ),
|
. wb_clk_i (app_clk ),
|
|
|
//interface to data ram
|
//interface to data ram
|
. wbd_dat_i (wbd_risc_rdata ),
|
. wbd_dat_i (wbd_risc_rdata ),
|
. wbd_dat_o (wbd_risc_wdata ),
|
. wbd_dat_o (wbd_risc_wdata ),
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.