URL
https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk
Show entire file |
Details |
Blame |
View Log
| Rev 19 |
Rev 36 |
| Line 13... |
Line 13... |
//// ////
|
//// ////
|
//// Author(s): ////
|
//// Author(s): ////
|
//// - Dinesh Annayya, dinesha@opencores.org ////
|
//// - Dinesh Annayya, dinesha@opencores.org ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// Revision: ////
|
//// Revision:
|
//// v-0: 27 Nov 2016 ////
|
//// v-0.0: 27 Nov 2016
|
//// A. rtl file picked from ////
|
//// A. rtl file picked from
|
//// http://www.opencores.org/cores/uart2spi/ ////
|
//// http://www.opencores.org/cores/uart2spi/
|
|
//// v-0.1: 19 Jan 2017
|
|
//// A. Lint warning fixed for case statement
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
//// ////
|
//// ////
|
//// This source file may be used and distributed without ////
|
//// This source file may be used and distributed without ////
|
| Line 167... |
Line 169... |
if(reset_n == 1'b0) begin
|
if(reset_n == 1'b0) begin
|
tx_data_avail <= 0;
|
tx_data_avail <= 0;
|
reg_req <= 0;
|
reg_req <= 0;
|
State <= `IDLE;
|
State <= `IDLE;
|
NextState <= `IDLE;
|
NextState <= `IDLE;
|
|
TxMsgBuf <= 0;
|
|
TxMsgSize <= 0;
|
|
RxMsgCnt <= 0;
|
|
reg_addr <= 0;
|
|
reg_wdata <= 0;
|
|
reg_wr <= 1'b0;
|
|
reg_req <= 1'b0;
|
|
tx_data <= 0;
|
|
cmd <= 0 ;
|
end else begin
|
end else begin
|
case(State)
|
case(State)
|
// Send Default Message
|
// Send Default Message
|
`IDLE: begin
|
`IDLE: begin
|
TxMsgBuf <= "Command Format:\n"; // Align to 16 character format by appending space character
|
TxMsgBuf <= "Command Format:\n"; // Align to 16 character format by appending space character
|
| Line 321... |
Line 332... |
end else if(tx_rd) begin
|
end else if(tx_rd) begin
|
TxMsgBuf <= TxMsgBuf << 8;
|
TxMsgBuf <= TxMsgBuf << 8;
|
TxMsgSize <= TxMsgSize -1;
|
TxMsgSize <= TxMsgSize -1;
|
end
|
end
|
end
|
end
|
|
default: begin
|
|
State <= `IDLE;
|
|
NextState <= `IDLE;
|
|
end
|
endcase
|
endcase
|
end
|
end
|
end
|
end
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.