OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk/] [rtl/] [uart/] [uart_txfsm.v] - Diff between revs 6 and 36

Show entire file | Details | Blame | View Log

Rev 6 Rev 36
Line 12... Line 12...
////    nothing                                                   ////
////    nothing                                                   ////
////                                                              ////
////                                                              ////
////  Author(s):                                                  ////
////  Author(s):                                                  ////
////      - Dinesh Annayya, dinesha@opencores.org                 ////
////      - Dinesh Annayya, dinesha@opencores.org                 ////
////                                                              ////
////                                                              ////
////  Revision :                                                  //// 
 
////     v-0.0 : Nov 26, 2016                                     ////
 
////        1. Initial version picked from                        ////
 
////           http://www.opencores.org/cores/turbo8051/          ////
 
////                                                              ////
 
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
 
////  Revision :                                                  
 
////     v0.0 : Nov 26, 2016                                     
 
////        1. Initial version picked from                        
 
////           http://www.opencores.org/cores/turbo8051/          
 
////     v0.1 : Jan 19, 2017                                     
 
////        1. Lint fixes for case statement                                    //////////////////////////////////////////////////////////////////////
////                                                              ////
////                                                              ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
////                                                              ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// restriction provided that this copyright statement is not    ////
Line 160... Line 161...
 
 
          xfr_stop_st2  : begin // Second Stop Bit
          xfr_stop_st2  : begin // Second Stop Bit
               so <= 1;
               so <= 1;
               txstate <= idle_st;
               txstate <= idle_st;
            end
            end
 
         default: txstate  <= idle_st;
         endcase
         endcase
      end
      end
     else begin
     else begin
        fifo_rd  <= 1'b0;
        fifo_rd  <= 1'b0;
     end
     end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.