URL
https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk
[/] [oms8051mini/] [trunk/] [verif/] [run/] [run_modelsim] - Diff between revs 31 and 32
Show entire file |
Details |
Blame |
View Log
| Rev 31 |
Rev 32 |
| Line 6... |
Line 6... |
set failedm = 0;
|
set failedm = 0;
|
set failedi = 0;
|
set failedi = 0;
|
set all_testsm = 0;
|
set all_testsm = 0;
|
set all_testsi = 0;
|
set all_testsi = 0;
|
|
|
set misc_tests=(uart_test_1 spi_test_1)
|
set misc_tests=(spi_test_1)
|
#set misc_tests=( )
|
#set misc_tests=( )
|
|
|
set risc_int_tests=(fib divmul sort gcd cast xram i2cm_burst_wrrd)
|
set risc_int_tests=(uart_lb fib divmul sort gcd cast xram i2cm_burst_wrrd)
|
#set risc_int_tests=(fib divmul sort gcd cast xram all_instr)
|
#set risc_int_tests=(fib divmul sort gcd cast xram all_instr)
|
|
|
echo " Compiling with MODELSIM "
|
echo " Compiling with MODELSIM "
|
|
|
./compile.modelsim | tee ../log/complie.log
|
./compile.modelsim | tee ../log/complie.log
|
| Line 88... |
Line 88... |
foreach risc_int_test ($risc_int_tests)
|
foreach risc_int_test ($risc_int_tests)
|
@ i += 1;
|
@ i += 1;
|
#echo ""
|
#echo ""
|
|
|
\cp ../testcase/dat/${risc_int_test}.dat ./dat/oc8051_xrom.in
|
\cp ../testcase/dat/${risc_int_test}.dat ./dat/oc8051_xrom.in
|
vsim -do run.do -c tb_top +INTERNAL_ROM | tee ../log/run.log
|
vsim -do run.do -c tb_top +${risc_int_test} +INTERNAL_ROM | tee ../log/run.log
|
if ($status != 0) then
|
if ($status != 0) then
|
cat ../log/run.log
|
cat ../log/run.log
|
exit
|
exit
|
else if (`tail ../log/run.log | grep PASSED` == "") then
|
else if (`tail ../log/run.log | grep PASSED` == "") then
|
echo "### test ${i}: ${risc_int_test} --> FAILED"
|
echo "### test ${i}: ${risc_int_test} --> FAILED"
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.