OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk/] [verif/] [run/] [run_modelsim] - Diff between revs 10 and 22

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 10 Rev 22
Line 3... Line 3...
# test all programs with oms8051
# test all programs with oms8051
#
#
 
 
set failedm = 0;
set failedm = 0;
set failedi = 0;
set failedi = 0;
set failedx = 0;
 
set all_testsm = 0;
set all_testsm = 0;
set all_testsi = 0;
set all_testsi = 0;
set all_testsx = 0;
 
 
 
set misc_tests=(uart_test_1 spi_test_1)
set misc_tests=(uart_test_1 spi_test_1)
#set misc_tests=( )
#set misc_tests=( )
 
 
set risc_ext_tests=(fib divmul sort gcd cast xram)
set risc_int_tests=(fib divmul sort gcd cast xram all_instr)
 
 
set risc_int_tests=(fib divmul sort gcd cast xram)
 
 
 
echo " Compiling with MODELSIM "
echo " Compiling with MODELSIM "
 
 
./compile.modelsim | tee ../log/complie.log
./compile.modelsim | tee ../log/complie.log
 
 
Line 79... Line 75...
end
end
    echo "###########################################"
    echo "###########################################"
 
 
echo ""
echo ""
echo ""
echo ""
echo "###########################################"
 
echo "### tesing 8051 programs from external rom"
 
echo "###########################################"
 
 
 
set i = 0;
 
        echo "###########################################"
 
foreach risc_ext_test ($risc_ext_tests)
 
        @ i += 1;
 
        #echo ""
 
 
 
        \cp ../testcase/dat/${risc_ext_test}.dat ./dat/oc8051_xrom.in
 
        vsim -do run.do -c tb_top +EXTERNAL_ROM | tee  ../log/run.log
 
        if ($status != 0) then
 
          cat ../log/run.log
 
          exit
 
        else if (`tail ../log/run.log | grep PASSED` == "") then
 
          echo "### test ${i}: ${risc_ext_test} --> FAILED"
 
          @ failedx += 1;
 
          @ all_testsx += 1;
 
        else
 
          echo "### test ${i}: ${risc_ext_test} --> PASSED"
 
          @ all_testsx += 1;
 
        endif
 
        mv ../log/run.log ../log/ext_${risc_ext_test}.log
 
 
 
end
 
        echo "###########################################"
 
 
 
 
 
echo ""
 
echo ""
 
echo "###########################################"
echo "###########################################"
echo "### tesing 8051 programs from internal rom"
echo "### tesing 8051 programs from internal rom"
echo "###########################################"
echo "###########################################"
 
 
set i = 0;
set i = 0;
Line 143... Line 109...
echo ""
echo ""
echo "###########################################"
echo "###########################################"
echo "###  Test Summary                          "
echo "###  Test Summary                          "
echo "### "
echo "### "
echo "### Failed $failedm of $all_testsm misc tests"
echo "### Failed $failedm of $all_testsm misc tests"
echo "### Failed $failedx of $all_testsx external rom tests"
 
echo "### Failed $failedi of $all_testsi internal rom tests"
echo "### Failed $failedi of $all_testsi internal rom tests"
echo "###########################################"
echo "###########################################"
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.