OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk/] [verif/] [run/] [run_modelsim] - Diff between revs 2 and 7

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 7
Line 42... Line 42...
foreach misc_test ($misc_tests)
foreach misc_test ($misc_tests)
        @ i += 1;
        @ i += 1;
        #echo ""
        #echo ""
        echo "### Running test ${i}: ${misc_test}"
        echo "### Running test ${i}: ${misc_test}"
 
 
        vsim -do run.do -c tb_top +${misc_test} | tee  ../log/run.log
        if (${misc_test} == "uart_test_1") then
 
           \cp ../testcase/dat/uart_lb.dat ./dat/oc8051_xrom.in
 
        endif
 
 
 
        vsim -do run.do -c tb_top +${misc_test} +INTERNAL_ROM | tee  ../log/run.log
        if ($status != 0) then
        if ($status != 0) then
          cat ../log/run.log
          cat ../log/run.log
          exit
          exit
        else if (`tail ../log/run.log | grep PASSED` == "") then
        else if (`tail ../log/run.log | grep PASSED` == "") then
          echo "### test ${i}: ${misc_test} --> FAILED"
          echo "### test ${i}: ${misc_test} --> FAILED"
Line 90... Line 94...
        \cp ../testcase/dat/${risc_ext_test}.dat ./dat/oc8051_xrom.in
        \cp ../testcase/dat/${risc_ext_test}.dat ./dat/oc8051_xrom.in
        vsim -do run.do -c tb_top +EXTERNAL_ROM | tee  ../log/run.log
        vsim -do run.do -c tb_top +EXTERNAL_ROM | tee  ../log/run.log
        if ($status != 0) then
        if ($status != 0) then
          cat ../log/run.log
          cat ../log/run.log
          exit
          exit
        else if (`tail ../log/run.log | grep Passed` == "") then
        else if (`tail ../log/run.log | grep PASSED` == "") then
          echo "### test ${i}: ${risc_ext_test} --> FAILED"
          echo "### test ${i}: ${risc_ext_test} --> FAILED"
          @ failedx += 1;
          @ failedx += 1;
          @ all_testsx += 1;
          @ all_testsx += 1;
        else
        else
          echo "### test ${i}: ${risc_ext_test} --> PASSED"
          echo "### test ${i}: ${risc_ext_test} --> PASSED"
Line 121... Line 125...
        \cp ../testcase/dat/${risc_int_test}.dat ./dat/oc8051_xrom.in
        \cp ../testcase/dat/${risc_int_test}.dat ./dat/oc8051_xrom.in
        vsim -do run.do -c tb_top +INTERNAL_ROM | tee  ../log/run.log
        vsim -do run.do -c tb_top +INTERNAL_ROM | tee  ../log/run.log
        if ($status != 0) then
        if ($status != 0) then
          cat ../log/run.log
          cat ../log/run.log
          exit
          exit
        else if (`tail ../log/run.log | grep Passed` == "") then
        else if (`tail ../log/run.log | grep PASSED` == "") then
          echo "### test ${i}: ${risc_int_test} --> FAILED"
          echo "### test ${i}: ${risc_int_test} --> FAILED"
          @ failedi += 1;
          @ failedi += 1;
          @ all_testsi += 1;
          @ all_testsi += 1;
        else
        else
          echo "### test ${i}: ${risc_int_test} --> PASSED"
          echo "### test ${i}: ${risc_int_test} --> PASSED"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.