URL
https://opencores.org/ocsvn/opencpu32/opencpu32/trunk
[/] [opencpu32/] [trunk/] [hdl/] [opencpu32/] [testControlUnit.vhd] - Diff between revs 32 and 33
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 32 |
Rev 33 |
| Line 120... |
Line 120... |
reset <= '1';
|
reset <= '1';
|
wait for 2 ns;
|
wait for 2 ns;
|
reset <= '0';
|
reset <= '0';
|
wait for 2 ns;
|
wait for 2 ns;
|
|
|
-- MOV r0,10d ---------------------------------------------------------------------------------
|
-- MOV r0,10d (Compare control unit outputs with Datapath)--------------------------------------
|
REPORT "MOV r0,10" SEVERITY NOTE;
|
REPORT "MOV r0,10" SEVERITY NOTE;
|
wait for CLK_period;
|
MemoryDataInput <= mov_val & conv_std_logic_vector(reg2Num(r0),4) & conv_std_logic_vector(10, 22);
|
|
wait for CLK_period; -- Fetch
|
|
wait for CLK_period; -- Decode
|
|
wait for CLK_period; -- Execute
|
|
wait for CLK_period; -- Executing ... 1
|
|
wait for CLK_period; -- Executing ... 2
|
|
|
|
-- MOV r1,20d (Compare control unit outputs with Datapath)--------------------------------------
|
|
REPORT "MOV r1,20" SEVERITY NOTE;
|
|
MemoryDataInput <= mov_val & conv_std_logic_vector(reg2Num(r1),4) & conv_std_logic_vector(20, 22);
|
|
wait for CLK_period; -- Fetch
|
|
wait for CLK_period; -- Decode
|
|
wait for CLK_period; -- Execute
|
|
wait for CLK_period; -- Executing ... 1
|
|
wait for CLK_period; -- Executing ... 2
|
|
|
wait;
|
wait;
|
end process;
|
end process;
|
|
|
END;
|
END;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.