URL
https://opencores.org/ocsvn/openmsp430/openmsp430/trunk
[/] [openmsp430/] [trunk/] [doc/] [html/] [area_speed.html] - Diff between revs 70 and 116
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 70 |
Rev 116 |
| Line 33... |
Line 33... |
<span style="font-weight: bold; text-decoration: underline; color: red;">Notice:</span><span style="color: red;">
|
<span style="font-weight: bold; text-decoration: underline; color: red;">Notice:</span><span style="color: red;">
|
the results presented here might vary depending on the tool versions,
|
the results presented here might vary depending on the tool versions,
|
applied timing constraints and exact configuration of the openMSP430 core.
|
applied timing constraints and exact configuration of the openMSP430 core.
|
The FPGA results were obtained using the free tool versions provided by
|
The FPGA results were obtained using the free tool versions provided by
|
the vendors (i.e ISE 11.1, QuartusII 9.1 & Libero 8.5). The ASIC synthesis was
|
the vendors (i.e ISE 11.1, QuartusII 9.1 & Libero 8.5). The ASIC synthesis was
|
run with Synopsys Design Compiler 2007.12 (without dc_ultra or any special feature).</span>
|
run with Synopsys Design Compiler 2007.12 (<b>without dc_ultra or any special feature</b>).</span>
|
<h1>1. Overview</h1>
|
<h1>1. Overview</h1>
|
|
|
<a name="1.1 FPGAs"></a>
|
<a name="1.1 FPGAs"></a>
|
<h2>1.1 FPGAs</h2>
|
<h2>1.1 FPGAs</h2>
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.