OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_wbmux.v] - Diff between revs 258 and 358

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 258 Rev 358
Line 95... Line 95...
reg                             muxreg_valid;
reg                             muxreg_valid;
 
 
//
//
// Registered output from the write-back multiplexer
// Registered output from the write-back multiplexer
//
//
always @(posedge clk or posedge rst) begin
always @(posedge clk or `OR1200_RST_EVENT rst) begin
        if (rst) begin
        if (rst == `OR1200_RST_VALUE) begin
                muxreg <=  32'd0;
                muxreg <=  32'd0;
                muxreg_valid <=  1'b0;
                muxreg_valid <=  1'b0;
        end
        end
        else if (!wb_freeze) begin
        else if (!wb_freeze) begin
                muxreg <=  muxout;
                muxreg <=  muxout;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.