URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
[/] [openrisc/] [trunk/] [or1ksim/] [ChangeLog] - Diff between revs 121 and 122
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 121 |
Rev 122 |
| Line 3... |
Line 3... |
* configure.ac: Version changed to current date.
|
* configure.ac: Version changed to current date.
|
* cpu/or32/generate.c (gen_eval_operands): Generate macro
|
* cpu/or32/generate.c (gen_eval_operands): Generate macro
|
REG_PARAM0 to identify register. Corrected undef of SET_PARAM0.
|
REG_PARAM0 to identify register. Corrected undef of SET_PARAM0.
|
* cpu/or32/insnset.c : Trigger exceptions on use of link
|
* cpu/or32/insnset.c : Trigger exceptions on use of link
|
register as destination or non-aligned effective address.
|
register as destination or non-aligned effective address.
|
: Trigger exception on use of non-aligned effective address.
|
: Trigger exception on use of non-aligned effective address.
|
|
: Created.
|
|
* cpu/or32/or32.c : l.ror and l.rori enabled.
|
* NEWS: Updated with new bugs fixed.
|
* NEWS: Updated with new bugs fixed.
|
|
|
2010-06-13 Jeremy Bennett
|
2010-06-13 Jeremy Bennett
|
* configure: Regenerated.
|
* configure: Regenerated.
|
* configure.ac: Version changed to current date.
|
* configure.ac: Version changed to current date.
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.