OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [ChangeLog] - Diff between revs 437 and 440

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 437 Rev 440
Line 1... Line 1...
 
2010-12-08  Jeremy Bennett 
 
 
 
        * configure: Regenerated.
 
        * configure.ac: Updated version.
 
        * doc/or1ksim.texi: Updated Ethernet configuration section. Added
 
        new section on configurating TUN/TAP.
 
 
2010-12-01  Julius Baxter 
2010-12-01  Julius Baxter 
 
 
        * peripheral/eth.c: : controlling debug printouts.
        * peripheral/eth.c: : controlling debug printouts.
        : Added int_line_stat to hold status of IRQ line.
        : Added int_line_stat to hold status of IRQ line.
        (eth_controller_tx_clock, eth_controller_rx_clock): Add setting of
        (eth_controller_tx_clock, eth_controller_rx_clock): Add setting of
        interrupts dependent on line state, added setting of INT_SOURCE reg.
        interrupts dependent on line state, added setting of INT_SOURCE reg.
        regardless of INT_MASK bits or line state.
        regardless of INT_MASK bits or line state.
 
 
2010-11-30  Julius Baxter 
2010-11-30  Julius Baxter 
 
 
        * cpu/or1k/sprs.c: Clarify commenting on PIC_PICSR register.
        * cpu/or1k/sprs.c: Clarify commenting on PIC_PICSR register.
        * peripheral/eth.c: Many changes.
        * peripheral/eth.c: Many changes.
 
 
2010-11-26  Jeremy Bennett 
2010-11-26  Jeremy Bennett 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.