URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
[/] [openrisc/] [trunk/] [or1ksim/] [sim-config.h] - Diff between revs 19 and 82
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 19 |
Rev 82 |
| Line 151... |
Line 151... |
int gdb_enabled; /* Is legacy debugging with GDB possible */
|
int gdb_enabled; /* Is legacy debugging with GDB possible */
|
int rsp_enabled; /* Is RSP debugging with GDB possible */
|
int rsp_enabled; /* Is RSP debugging with GDB possible */
|
int server_port; /* Port for legacy GDB connection */
|
int server_port; /* Port for legacy GDB connection */
|
int rsp_port; /* Port for RSP GDB connection */
|
int rsp_port; /* Port for RSP GDB connection */
|
unsigned long vapi_id; /* "Fake" vapi dev id for JTAG proxy */
|
unsigned long vapi_id; /* "Fake" vapi dev id for JTAG proxy */
|
|
long int jtagcycle_ps; /* JTAG clock duration in ps */
|
} debug;
|
} debug;
|
};
|
};
|
|
|
/*! Data structure for run time data */
|
/*! Data structure for run time data */
|
struct runtime
|
struct runtime
|
| Line 187... |
Line 188... |
int hush; /* Is simulator to do reg dumps */
|
int hush; /* Is simulator to do reg dumps */
|
} sim;
|
} sim;
|
|
|
struct
|
struct
|
{
|
{
|
|
unsigned int instr; /* Current JTAG instruction */
|
|
unsigned long int mod_id; /* Currently selected module */
|
|
int write_defined_p; /* WRITE_COMMAND has set details for GO */
|
|
unsigned char acc_type; /* Access type for GO */
|
|
unsigned long int addr; /* Address to read/write for GO */
|
|
unsigned long int size; /* Number of bytes to read/write */
|
|
} debug;
|
|
|
|
struct
|
|
{
|
long long instructions; /* Instructions executed */
|
long long instructions; /* Instructions executed */
|
long long reset_instructions;
|
long long reset_instructions;
|
|
|
int stalled;
|
int stalled;
|
int hazardwait; /* how many cycles were wasted because of hazards */
|
int hazardwait; /* how many cycles were wasted because of hazards */
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.