OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [OpenRISC_SIM_GCC/] [sim.cfg] - Diff between revs 649 and 666

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 649 Rev 666
Line 162... Line 162...
   ustates   =  (default: 1)
   ustates   =  (default: 1)
   hitdelay  =  (default: 1)
   hitdelay  =  (default: 1)
   missdelay =  (default: 1)
   missdelay =  (default: 1)
*/
*/
section dmmu
section dmmu
  enabled   = 0
  enabled   = 1
  nsets     = 64
  nsets     = 64
  nways     = 1
  nways     = 1
  pagesize  = 8192
  pagesize  = 8192
  hitdelay  = 0
  hitdelay  = 0
  missdelay = 0
  missdelay = 0
Line 183... Line 183...
   ustates   =  (default: 1)
   ustates   =  (default: 1)
   hitdelay  =  (default: 1)
   hitdelay  =  (default: 1)
   missdelay =  (default: 1)
   missdelay =  (default: 1)
*/
*/
section immu
section immu
  enabled   = 0
  enabled   = 1
  nsets     = 64
  nsets     = 64
  nways     = 1
  nways     = 1
  pagesize  = 8192
  pagesize  = 8192
  hitdelay  = 0
  hitdelay  = 0
  missdelay = 0
  missdelay = 0
Line 206... Line 206...
   store_hitdelay  =  (default: 0)
   store_hitdelay  =  (default: 0)
   store_missdelay =  (default: 0)
   store_missdelay =  (default: 0)
*/
*/
 
 
section dc
section dc
  enabled         = 0
  enabled         = 1
  nsets           = 256
  nsets           = 256
  nways           = 1
  nways           = 1
  blocksize       = 16
  blocksize       = 16
  load_hitdelay   = 0
  load_hitdelay   = 0
  load_missdelay  = 0
  load_missdelay  = 0
Line 228... Line 228...
   ustates    =  (default: 2)
   ustates    =  (default: 2)
   hitdelay   =  (default: 1)
   hitdelay   =  (default: 1)
   missdelay  =  (default: 1)
   missdelay  =  (default: 1)
*/
*/
section ic
section ic
  enabled   = 0
  enabled   = 1
  nsets     = 256
  nsets     = 256
  nways     = 1
  nways     = 1
  blocksize = 16
  blocksize = 16
  hitdelay  = 0
  hitdelay  = 0
  missdelay = 0
  missdelay = 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.