OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Source/] [portable/] [GCC/] [OpenRISC/] [port.c] - Diff between revs 665 and 669

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 665 Rev 669
Line 86... Line 86...
}
}
 
 
inline void vPortDisableInterrupts( void )
inline void vPortDisableInterrupts( void )
{
{
        mtspr(SPR_SR, mfspr(SPR_SR) & ~(SPR_SR_TEE|SPR_SR_IEE));        // Tick, interrupt stop
        mtspr(SPR_SR, mfspr(SPR_SR) & ~(SPR_SR_TEE|SPR_SR_IEE));        // Tick, interrupt stop
        // mtspr(SPR_SR, mfspr(SPR_SR) & ~(SPR_SR_IEE));        // interrupt stop
 
        // mtspr(SPR_SR, mfspr(SPR_SR) & ~(SPR_SR_TEE));        // interrupt stop
 
}
}
 
 
inline void vPortEnableInterrupts( void )
inline void vPortEnableInterrupts( void )
{
{
        mtspr(SPR_SR, mfspr(SPR_SR) | (SPR_SR_TEE|SPR_SR_IEE));         // Tick, interrupt start
        mtspr(SPR_SR, mfspr(SPR_SR) | (SPR_SR_TEE|SPR_SR_IEE));         // Tick, interrupt start
        //mtspr(SPR_SR, mfspr(SPR_SR) | (SPR_SR_IEE));          // interrupt start
 
}
}
 
 
 
 
/*
/*
 * Initialise the stack of a task to look exactly as if a call to
 * Initialise the stack of a task to look exactly as if a call to

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.