OpenCores
URL https://opencores.org/ocsvn/raptor64/raptor64/trunk

Subversion Repositories raptor64

[/] [raptor64/] [trunk/] [rtl/] [verilog/] [Raptor64_dcache_ram.v] - Diff between revs 48 and 50

Show entire file | Details | Blame | View Log

Rev 48 Rev 50
Line 49... Line 49...
always @(posedge rclk)
always @(posedge rclk)
        rradr <= radr[14:3];
        rradr <= radr[14:3];
 
 
assign o = mem[rradr];
assign o = mem[rradr];
 
 
/*
endmodule
syncRam2kx8_1rw1r u1
 
(
 
        .wrst(1'b0),
 
        .wclk(clk),
 
        .wce(sel[0] && !wadr[2]),
 
        .we(wr),
 
        .wadr(wadr[13:3]),
 
        .i(i[7:0]),
 
        .wo(),
 
        .rrst(1'b0),
 
        .rclk(~clk),
 
        .rce(1'b1),
 
        .radr(radr[13:3]),
 
        .o(o[7:0])
 
);
 
 
 
syncRam2kx8_1rw1r u2
 
(
 
        .wrst(1'b0),
 
        .wclk(clk),
 
        .wce(sel[1] && !wadr[2]),
 
        .we(wr),
 
        .wadr(wadr[13:3]),
 
        .i(i[15:8]),
 
        .wo(),
 
        .rrst(1'b0),
 
        .rclk(~clk),
 
        .rce(1'b1),
 
        .radr(radr[13:3]),
 
        .o(o[15:8])
 
);
 
 
 
syncRam2kx8_1rw1r u3
 
(
 
        .wrst(1'b0),
 
        .wclk(clk),
 
        .wce(sel[2] && !wadr[2]),
 
        .we(wr),
 
        .wadr(wadr[13:3]),
 
        .i(i[23:16]),
 
        .wo(),
 
        .rrst(1'b0),
 
        .rclk(~clk),
 
        .rce(1'b1),
 
        .radr(radr[13:3]),
 
        .o(o[23:16])
 
);
 
 
 
syncRam2kx8_1rw1r u4
 
(
 
        .wrst(1'b0),
 
        .wclk(clk),
 
        .wce(sel[3] && !wadr[2]),
 
        .we(wr),
 
        .wadr(wadr[13:3]),
 
        .i(i[31:24]),
 
        .wo(),
 
        .rrst(1'b0),
 
        .rclk(~clk),
 
        .rce(1'b1),
 
        .radr(radr[13:3]),
 
        .o(o[31:24])
 
);
 
 
 
syncRam2kx8_1rw1r u5
 
(
 
        .wrst(1'b0),
 
        .wclk(clk),
 
        .wce(sel[0] && wadr[2]),
 
        .we(wr),
 
        .wadr(wadr[13:3]),
 
        .i(i[7:0]),
 
        .wo(),
 
        .rrst(1'b0),
 
        .rclk(~clk),
 
        .rce(1'b1),
 
        .radr(radr[13:3]),
 
        .o(o[39:32])
 
);
 
 
 
syncRam2kx8_1rw1r u6
 
(
 
        .wrst(1'b0),
 
        .wclk(clk),
 
        .wce(sel[1] && wadr[2]),
 
        .we(wr),
 
        .wadr(wadr[13:3]),
 
        .i(i[15:8]),
 
        .wo(),
 
        .rrst(1'b0),
 
        .rclk(~clk),
 
        .rce(1'b1),
 
        .radr(radr[13:3]),
 
        .o(o[47:40])
 
);
 
 
 
syncRam2kx8_1rw1r u7
 
(
 
        .wrst(1'b0),
 
        .wclk(clk),
 
        .wce(sel[2] && wadr[2]),
 
        .we(wr),
 
        .wadr(wadr[13:3]),
 
        .i(i[23:16]),
 
        .wo(),
 
        .rrst(1'b0),
 
        .rclk(~clk),
 
        .rce(1'b1),
 
        .radr(radr[13:3]),
 
        .o(o[55:48])
 
);
 
 
 
syncRam2kx8_1rw1r u8
 
(
 
        .wrst(1'b0),
 
        .wclk(clk),
 
        .wce(sel[3] && wadr[2]),
 
        .we(wr),
 
        .wadr(wadr[13:3]),
 
        .i(i[31:24]),
 
        .wo(),
 
        .rrst(1'b0),
 
        .rclk(~clk),
 
        .rce(1'b1),
 
        .radr(radr[13:3]),
 
        .o(o[63:56])
 
);
 
 
 
*/endmodule
 
 
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.